DMT040WVNMCMI-1B PRODUCT SPECIFICATION

Version 1.3 Jun 14, 2024



Customer's Approval					
<u>Signature</u>	<u>Date</u>				

Prepared by Victoria Ho
Approved by Kenny Lin

Revision History

VERSION	DATE	DESCRIPTION	AUTHOR	
1.0	Apr 08, 2022	Initial Release	Erica Cheng	
1.1	Sep 30, 2022	 Update cover photo & weight – p.1 & p.7 Update outline dimension – p.5 & p.7 	Victoria Ho	
1.1	3ep 30, 2022	3) Update mechanical drawing – p.8	VICTORIA NO	
1.2	Feb 01, 2023	Update touch F/W – p.6	Victoria Ho	
1.3	Jun 14, 2024	 Update the Legal Notice Update mechanical drawing – p.8 	Yvette Hsieh	

Legal Notice

Copyright ©2024 Densitron

All information contained in this document is proprietary and confidential to Densitron and is subject to a non-disclosure agreement. Unauthorized use, duplication, modification or disclosure of this information by any means without prior consent of Densitron is prohibited.

Every effort has been made to ensure the accuracy of this document; however, Densitron accepts no responsibility for any inaccuracies, errors or omissions herein. Densitron reserves the right to change specifications without prior notice in its absolute discretion, to supply the best product possible. Where Densitron or any of its group companies has (i) made a change to a product to incorporate a specific customer requirement or (ii) has created a design to a customer's specific requirements, in either case the customer will indemnify and hold the relevant Densitron entity harmless against any claim that delivery against such requirement breaches any intellectual property or other rights of any 3rd party.

All brands and trademarks are the property of their respective owners and are hereby fully acknowledged.

Table of Contents

1.	GENE	RAL DESCRIPTION	5
	1.1	Introduction	5
	1.2	Main Features	5
	1.3	CTP Features	6
2.	MECH	HANICAL SPECIFICATION	
	2.1	Mechanical Characteristics	7
	2.2	Mechanical Drawing	
3.	ELECT	TRICAL SPECIFICATION	
	3.1	Absolute Maximum Ratings	S
	3.2	Electrical Characteristics	g
	3.3	Interface Pin Assignment	10
	3.4	Block Diagram	12
	3.5	Timing Characteristics	13
4.	ELECT	TRICAL SPECIFICATION TOUCH	19
	4.1	Electrical Characteristics	19
	4.2	AC Electrical Characteristics	20
	4.3	System Management	21
5.	OPTIC	CAL SPECIFICATION	22
	5.1	Optical Characteristics	22
6.	LED B	ACKLIGHT SPECIFICATION	25
	6.1	LED Backlight Characteristics	25
	6.2	Internal Circuit Diagram	25
7.	PACKA	AGING	26
8.	QUAL	ITY ASSURANCE SPECIFICATION	27
	8.1	Conformity	27
	8.2	Environment Required	27
	8.3	Delivery Assurance	27
	8.4	Dealing with Customer Complaints	35
9.	RELIA	BILITY SPECIFICATION	36

DENSITRON

TFT LCD Module

	9.1	Reliability Tests	36
10.	HANDLII	NG PRECAUTIONS	37
	10.1	Handling Precautions	37
	10.2	Storage Precautions	38
	10.3	Designing Precautions	38
	10.4	Operation Precautions	39
	10.5	Other Precautions	39

1. General Description

1.1 Introduction

This is a nearly 4" size colour active matrix TFT-LCD module that uses amorphous silicon TFT as a switching device and all-round view. The display is normally black mode, transmissive, and featuring high contrast and excellent colour saturation with the resolution of 480 x 800. The TFT-LCD module can display up to 16.7M colours and support optical bonded touch panel.

1.2 Main Features

Item	Contents				
Display Type	TFT LCD				
Screen Size	3.97" Diagonal				
Display Format	480 x RGB x 800 Dots				
No. of Colour	16.7M				
Overall Dimensions	68.6 (W) x 113.3 (H) x 6.68 (D) mm				
Active Area	51.84 (W) x 86.4 (H) mm				
Mode	Normally Black / Transmissive / IPS				
Surface Treatment	Glare (6H)				
Viewing Direction	All round				
Interface	2-lane MIPI				
Driver IC	ST7701S				
Backlight Type	LED, White, 8 dual chips				
Touch Panel	СТР				
Touch Interface	I ² C				
Bonding Type	Optical Bonding				
Operating Temperature	-20°C ~ +70°C				
Storage Temperature	-30°C ~ +80°C				
ROHS	Compliant to RoHS 2.0				

1.3 CTP Features


ltem	Contents
Touch Panel	СТР
Structure	G+G
Touch Interface	I ² C
Slave Address	0x55
Touch Driver IC	ST1633i
Bonding Type	Optical Bonding
Touch Mode 5 Point and Gestures	
Touch FW	FW05310329_20220110_105925.dump

2. Mechanical Specification

2.1 Mechanical Characteristics

ltem	Characteristic	Unit
Display Format	480 x RGB x 800	Dots
Overall Dimensions	68.6 (W) x 113.3 (H) x 6.68 (D)	mm
Active Area	51.84 (W) x 86.4 (H)	mm
Pixel Pitch	0.108 (W) x 0.108 (H)	mm
Weight	94.8	g
IC Controller/Driver	ST7701S	

2.2 Mechanical Drawing



3. Electrical Specification

3.1 Absolute Maximum Ratings

Item	Symbol	Min	Max	Unit	Note
Digital Supply Voltage	VCI	-0.3	4.6	V	1
Digital Supply Voltage I/O	IOVCC	-0.3	4.6	V	-
Operating Temperature	Тор	-20	+70	°C	-
Storage Temperature	Тѕт	-30	+80	°C	-

Note 1: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. For normal operations, it is desirable to use this module under the conditions according to Section 3.2 "Electrical Characteristics", to avoid malfunctioning.

Note 2: Background colour changes slightly depending on ambient temperature. This phenomenon is reversible.

Note 3: Please refer to item of RELIABILITY.

3.2 Electrical Characteristics

Item	Symbol	Condition	Min	Тур.	Max	Unit	Note
Digital Supply Voltage	VCI	-	2.3	3.3	4.2	V	-
Digital Supply Voltage I/O	IOVCC	-	1.65	1.8	3.3	V	-
Normal Mode Current	IDD	-	-	38	80	mA	-
	ViH	-	0.7*IOVCC	-	IOVCC	V	-
Level Input Voltage	V _{IL}	-	GND-0.3	-	0.3*IOVCC	V	-
	Vон	-	0.8*IOVCC	-	IOVCC	V	-
Level Output Voltage	V _{OL}	-	GND	-	0.2*IOVCC	V	-

3.3 Interface Pin Assignment


3.3.1 TFT Pin Assignment

No.	Symbol	I/O	Function		
1	NC	-	-		
2	LEDK	Р	Cathode pin of backlight.		
3	NC	-			
4	LEDA	Р	Anode pin of backlight.		
5	NC	-	-		
6	VCI	Р	Supply Voltage (3.3V).		
7	IOVCC	Р	Supply voltage for I/O system.		
8	TE	0	Tearing effect output.		
9	RESET	I	Leave the pin open when it's not in use. The external reset input.		
10	GND	Р	Ground.		
11	MIPI_D1P	1/0	MIPI DSI differential data pair.		
12	MIPI_D1N	1/0	Miri DSI differential data pair.		
13	GND	Р	Ground.		
14	MIPI_CLP		MIDLDCI differential electronic		
15	MIPI_CLN	I	MIPI DSI differential clock pair.		
16	GND	Р	Ground.		
17	MIPI_DOP	1/0	AMBURGUER AND		
18	MIPI_D0N	I/O	MIPI DSI differential data pair.		
19	GND	P	Ground.		
20	GND	P	Ground.		

3.3.2 CTP PIN Assignment


No.	Symbol	I/O	Function			
1	GND	Р	Ground.			
2	VDDIO	Р	D power supply			
3	VDD	Р	Supply voltage (3.3V)			
4	SCL	ı	I ² C clock input.			
5	SDA	ı	I ² C data input and output			
6	INT	ı	External interrupt to the host.			
7	RST	ı	External Reset, Low is active.			
8	GND	Р	Ground.			

3.4 Block Diagram



3.5 Timing Characteristics

3.5.1 MIPI DC Electrical Characteristics




Parameter	Symbol	Min	Тур.	Max	Unit				
Operation Voltage for MIPI Receiver									
Low power mode operating voltage	V _{LPH}	1.1	1.2	1.3	V				
MIPI Chara	acteristics for High	n-Speed Receiv	er						
Single-ended input low voltage	VILHS	-40	-	-	mV				
Single-ended input high voltage	Vihhs	-	-	460	mV				
Common-mode voltage	VCMRXDC	70	-	330	mV				
Differential input impedance	Z _{ID}	80	100	125	ohm				
MIPI Cha	racteristics for Lo	w Power Mode	•						
Pad signal voltage range	Vı	-50	-	1350	mV				
Logic 0 input threshold	VıL	0	-	550	mV				
Logic 1 input threshold	ViH	880	-	1350	mV				
Output low level	V _{OL}	-50	-	50	mV				
Output high level	V _{OH}	1.1	1.2	1.3	V				

3.5.2 MIPI AC Electrical Characteristics

3.5.2.1 High Speed Mode

DSI Clock Channel Timing




MIPI Interface -- High Speed Mode Timing Characteristics


Signal	Symbol	Parameter		Тур.	Max	Unit	Description
DSI-CLK+/-	2xUI _{INSTA}	Double UI instantaneous	4	-	25	ns	-
DSI-CLK+/-	UI _{INSTA} UI _{INSTB}	UI instantaneous halves	2	-	12.5	ns	UI = UI _{INSTA} = UI _{INSTB}
DSI-Dn+/-	tDS	Data to clock setup time	0.15	-	-	UI	-
DSI-Dn+/-	tDH	Data to clock hold time	0.15	-	-	UI	-

3.5.2.2 Low Power Mode

Bus Turnaround (BTA) from display module to MPU Timing



Bus Turnaround (BTA) from MPU to display module Timing




MIPI Interface Low Power Mode Timing Characteristics


Signal	Symbol	Parameter Min Max		Max	Unit	Description
		Length of LP-00, LP-01,				
DSI-D0+/-	TLPXM	LP-10 or LP-11 periods	50	75	ns	Input
		MPU → Display Module				
		Length of LP-00, LP-01,				
DSI-D0+/-	TLPXD	LP-10 or LP-11 periods	50	75	ns	Output
		MPU → Display Module				
DSI-D0+/-	TTA-SURED	Time-out before the MPU	т	2vT	ns	Output
D3I-D0+/-	ITA-SURED	starts driving	T _{LPXD}	2xT _{LPXD}	ns	Output
DCI DO /	TTA CETD	Time to drive LP-00 by	F.v.	5xT _{LPXD}		Innut
DSI-D0+/-	TTA-GETD	display module) SX			Input
DSI DOT/	TTA-GOD	Time to drive LP-00 after	Aur	T	ns	Output
DSI-D0+/-	TTA-GOD	turnaround request-MPU	4x	Γ_{LPXD}	ns	Output

3.5.2.3 Burst Mode

Data lanes-Low Power Mode to/from High-Speed Mode Timing




Clock lanes- High Speed Mode to/from Low Power Mode Timing



Signal	Symbol	Parameter	Min	Max	Unit	Description
		Low-Power Mode to High-Speed Mo	ode Timing	•		
DSI-Dn+/-	TLPX	Length of any low power state period	50	-	ns	Input
DSI-Dn+/-	THS-PREPARE	Time to drive LP-00 to prepare for HS transmission	40+4 UI	85+6 UI	ns	Input
DSI-Dn+/-	THS-TERM-EN	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	35+4 UI	ns	Input
DSI-Dn+/-	THS-PREPARE + THS-ZERO	THS-PREPARE + time to drive HS-0 before the sync sequence	140+ 10UI	-	ns	Input
		High-Speed Mode to Low-Power Mo	ode Timing			
DSI-Dn+/-	THS-SKIP	Time-out at display module to ignore transition period of EoT	40	55+4 UI	ns	Input
DSI-Dn+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-Dn+/-	THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4 UI	-	ns	Input
		High-Speed Mode to/from Low-Power	Mode Timin	g		
DSI-CLK+/-	TCLK-POS	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+5 2UI	-	ns	Input
DSI-CLK+/-	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns	Input
DSI-CLK+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-CLK+/-	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	95	ns	Input
DSI-CLK+/-	TCLK-TERM-EN	Time-out at clock lane display module to enable HS transmission	-	38	ns	Input
DSI-CLK+/-	TCLK-PREPARE + TCLK-ZERO	Minimum lead HS-0 drive period before starting clock	300	-	ns	Input
DSI-CLK+/-	TCLK-PRE	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8UI	-	ns	Input
DSI-CLK+/-	TEOT	Time from start of TCLK-TRAIL period to start of LP-11 state	-	105ns+ 12UI	ns	Input

3.5.3 Reset Timing



Signal	Symbol	Item	Min	Max	Unit	Note
	tRW Reset pulse duration	10	-	us	-	
RESX	tRT Reset Cancel	Poset Cancel	-	5	ms	1, 5
		-	120	ms	1, 6 ,7	


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from OTP to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset Starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120ms, when Reset Starts in Sleep Out mode. The display remains the blank state in Sleep In mode.) and then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



Less than 20ns width positive spike will be rejected

- Note 5: When Reset applied during Sleep In Mode.
- Note 6: When Reset applied during Sleep Out Mode.
- **Note 7:** It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

4. Electrical Specification Touch

4.1 Electrical Characteristics

4.1.1 Absolute Maximum Ratings

ltem	Symbol	Min	Max	Unit	Note
Power Supply Voltage	VDD	-0.3	6	V	-
Operating Temperature	T _{OP}	-20	+70	$^{\circ}$ C	-
Storage Temperature	T _{ST}	-30	+80	$^{\circ}$ C	-


4.1.2 DC Electrical Characteristics (Ta=25°C)

(Ambient temperature: 25° C, AVDD = 3.3V, VDDIO = 1.8V or VDDIO = VDD)

ltem	Min	Тур.	Max	Unit	Note
Power Supply Voltage/VDD	2.7	3.3	3.6	V	-
Normal mode operating current	-	16.1	24	mA	-
Green mode operating current	-	8.1	12.2	mA	-
Power Down Current	-		20	μΑ	-
Digital Input low voltage/VIL	-	-	0.15*VDD	V	-
Digital Input high voltage/VIH	0.85*VDD	-	-	V	-

4.2 AC Electrical Characteristics

I²C Fast Mode Timing



I²C Fast Mode Timing Characteristics

(Ambient temperature: 25°C, VDD=3.3V, GND=0V)

Symbol	Item	Min	Тур.	Max	Unit
f _{SCL}	SCL clock frequency	0		400	kHz
t _{LOW}	Low period of the SCL clock	1.3	-	-	us
tнібн	High period of the SCL clock	0.6	-	-	us
t _f	Signal falling time	-	-	300	ns
tr	Signal rising time	-	-	300	ns
tsu_sta	Setup time for a repeated START condition	0.6	-	-	us
t _{HD_STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated	0.6	-	-	us
tsu_dat	Data setup time	100	-	-	ns
thd_dat	Data hold time	0	-	0.9	us
tsu_sто	Setup time for STOP condition	0.6	-	-	us
t _{BUF}	Bus free time between a STOP and START condition	1.3	-	-	us
C _b	Capacitive load for each bus line	-	-	400	pF


4.3 System Management

4.3.1 Power Down

In power down mode, all of the clocks of ST1633i are stopped. The way to exit power down mode is by a hardware reset of I²C.

4.3.2 Reset


Master can reset ST1633i through RESET pin. RESET pin is low active and needs to be held low for 1µs to take effect.



4.3.3 Power on/off Sequence

RESET pin should be held low before power on and power off. During power on, after both VDD and IOVDD reach normal voltage, RESET pin needs to be held low for 5ms to ensure internal block stable.

Note: IOVDD and VDD had connected together.



Power On/Off Sequence

5. Optical Specification

5.1 Optical Characteristics

Chara	cteristics	Symbol	Conditions	Min	Тур.	Max	Unit	Note
Contrast Ratio		CR	θ = 0°	720	900	-	-	1, 2
Respo	nse time	T _R + T _F	Normal	-	39	45	msec	1, 3
Color	Gamut	S (%)	viewing angle	50	60	-	%	C-light
	Left	θ _х -		-	80	-		
Angle	Right	θх+	-	-	80			
Viewing Angle	Up	θγ+	CR>10	-	80	-		1, 4
>	Down	Өү-	-	-	80	-		
	Red	Rx		0.582	0.622	0.662		1, 4
		Ry		0.310	0.350	0.390		
icity	_	Gx		0.282	0.322	0.362		
omat	Green	Gy	θ = 0°	0.535	0.575	0.615		
Colour Chromaticity		Вх	Normal viewing angle	0.107	0.147	0.187	-	CA-310
Color	Blue	Ву	viewing drigic	0.103	0.063	0.023	-	
		Wx		0.270	0.310	0.350		
	White	Wy		0.300	0.340	0.380		
Lum	inance	Lv	I∟= 40 mA	380	430	-	cd/m²	5
Unif	ormity	AVg	-	80	-	-	%	5

Measuring Condition = in dark room, at ambient temperature 25±2°C, for 15min, warm-up time.

Measuring Equipment = FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note	Item	Test method
1	Definition of Viewing Angle	Normal $\theta x = \theta y = 0^{\circ}$ $\theta y = \theta y = 0^{\circ}$
2	Definition of Contrast Ratio (CR)	Measured at the center point of panel Contrast ratio (CR) = Luminance measured when LCD is at "white state" Luminance measured when LCD is at "black state"
3	Definition of Response Time	Display data Slack (TFT OFF) White (TFT ON) Black (TFT OFF) States of the states of th
4	Definition of Optical Measurement Setup	Photo-detector (BM-5A) 50cm Center of panel LCD panel

Note	ltem	Test method
5	Definition of Luminance Uniformity	Luminance Uniformity of these 9 points is defined as below: Uniformity = minimum luminance in 9 points (1-9)

6. LED Backlight Specification

6.1 LED Backlight Characteristics


The back-light system is edge-lighting type with 8 dual chips of White LED.

Item	Symbol	Condition	Min	Тур.	Max	Unit	Note
Forward Current	l _F	-	30	40	-	mA	-
Forward Voltage	VF	-	-	12.8	-	V	-
LED Lifetime	Hr	-	-	50000	-	Hour	1, 2


Note 1: LED lifetime (Hr) can be defined as the time in which it continues to operate under the condition: $Ta=25\pm3$ °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED lifetime" is defined as the module brightness decreases to 50% original brightness at Ta=25°C and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.

6.2 Internal Circuit Diagram



7. Packaging



8. Quality Assurance Specification

8.1 Conformity

The performance, function and reliability of the shipped products conform to the Product Specification.

8.2 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: 25±5°C

Humidity: $65\% \pm 10\%$ RH


Viewing Angle: Normal Viewing Angle

Illumination: Single fluorescent lamp (300 to 700 Lux)

Viewing distance: 30 - 50cm

Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.




8.3 Delivery Assurance

8.3.1 Delivery Inspection Standards

Class II, Normal Inspection, GB/T 2828-2003

8.3.2 Zone Definition



Zone A: Effective Viewing Area (Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A + Zone B) Area which cannot be seen after assembly by customer.

Zone D: IC Bonding Area

Note: Generally, visual defects in Zone C can be ignored when it doesn't affect product function or appearance after assembly by customer

8.3.3 Criteria & Acceptable Quality Level

Partition	AQL
Major	0.65
Minor	1.5

LCD: Liquid Crystal Display, LCM: Liquid Crystal Module, CTP: Capacitive Touch Panel

No.	Items	Criteria	Classification of defects	
1	Functional defects	 No display, Open or miss line Display abnormally, Short Backlight no lighting, abnormal lighting. TP no function. 	Major	
2	Missing	Missing components, etc.		
3	Outline Dimension	Overall outline dimension beyond the drawing or deformation is not allowed.		
4	Color Tone	To judge color unevenness, please refer to limit sample		
5	Spot/ Line Defect	Light dot, Dim spot, Polarizer Air Bubble Polarizer accidented spot, etc.	Minor	
6	Soldering Appearance	Good soldering, peeling off is not allowed.		
7	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.		

8.3.4 Criteria & Classification

Units: mm

Jnits: mm								
Class	Item		Criteria					
		Round type: as per following drawing, $\emptyset = (X+Y)/2$						
		1) Light Dot (LCD/	Polarizer black/white spot, light do	t, pinhole,	dent, stain, etc.)			
			Acceptable Q	uantity				
		Size\Zone	A		С			
		Ø≤0.15	Ignore					
		0.15<∅≤0.25	3 (distance ≥ 10mm)					
		0.25<∅≤0.4	2 (distance ≥ 10mm)		Ignore			
		0.4<Ø	0					
		2) Dim Spot (LCD/P						
	Spot & Pixel Defect	6: \7	Acceptable Quantity					
		Size\Zone	A	В	С			
		Ø≤0.15	Ignore					
Minor		0.15<∅≤0.25	3 (distance ≥ 10mm)	lano				
		0.25<∅≤0.4	2 (distance ≥ 10mm)	Ignore				
		0.4<∅	0		_			
		3) Polarizer Accidented Spot						
		Acceptable Quantity						
		Size\Zone	А	В	С			
		Ø≤0.2	Ignore					
		0.2<∅≤0.5	2 (distance ≧ 10mm)		Ignore			
		0.5<∅	0					
		4) Pixel Bad Points						
		Item	Zone A Accepta		ptable Quantity			
			Random		N≦2			
		Bright Dot	2 dots adjacent	N≦0				
			3 dots adjacent		N≦0			
		Dark Dot	Random		N≦3			
		2 dots adjacent			$N \leq 0$			

Class	Item		Criteria			
			3 dots adjacent		N≦0	
		Distance Distance 1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark		5mm		
			and bright dots.			
		Total C		N≦4		
		displaying unde B) Dark dot: Dots a displaying unde C) 2 dot adjacent = Picture: 2 dot ac	appearing dark and unchanged in size in pure red, green, blue picture. = 1 pair = 2 dots	dot adja		
		5) Polarizer Bubl	ple			
		Size\Zone	Acceptable Qu	antity		
		3ize (zone	Α	В	С	
		Ø≤0.2	Ignore			
		0.2<∅≤0.4	0.2<∅≤0.4 2 (distance ≥ 10mm)			
		0.4<∅	0			
Minor	Line Defect (LCD/ Polarizer backlight black/white line,	Line type: as per fo	ollowing drawing			

Class	Item		Criteria			
	scratch, stain)			Acceptable quantit		
		Width (mm)	Length (mm)	Α	В	С
		W≤0.05	Ignore	lgn	ore	
		0.05 <w≤0.06 l≤5.0<="" td=""><td colspan="2">N ≤ 3</td><td>Ignore</td></w≤0.06>		N ≤ 3		Ignore
		0.06 <w≤0.08< td=""><td>L ≤ 4.0</td><td>N:</td><td>≤ 2</td><td></td></w≤0.08<>	L ≤ 4.0	N:	≤ 2	
		0.08 <w< td=""><td>Define as spo</td><td colspan="3">spot defect</td></w<>	Define as spo	spot defect		
		Symbols:				
		N: Count, X: Lengt	h, Y: Width, Z: Height, L: Length of IT	O, T: Heigh	t of LCD	
Minor	LCD Crack/Broken		oken: X≦3.0mm; Y≦L; Z≦T			
Major	LCD Crack	The LCD with extensive crack is not acceptable.				
Major	Electronic Components SMT		erless connection, cold solder joint, pposite, is not allowed.	mismatch,	or the po	ositive and
Minor	Display Color & Brightness	1) Color: Measur samples.	ing the colour coordinates in accord	ance with t	he datas	heet or

Class	ltem	Criteria
		Brightness: Measuring the brightness of white screen in accordance with the datasheet or samples.
Minor	LCD Mura/ Waving/ Hot spot	Not visible through 5% ND filter in 50% gray or judged by limit sample if necessary.

Class	Item		Criteria Criteria			
		1) CTP Cover sensor	1) CTP Cover sensor accidented black/white spot			
		6: ()		Acceptable Q	uantity	
		Size (mm)	А	В		С
		Ф≤0.15	Ignore			
		0.15<Φ≤0.25	4 (dist	tance≧10mm)		
		0.25<Φ≤0.35	3 (dist	tance≧10mm)		Ignore
		Ф>0.35		0		
		2) CTP Cover Scratc	h			
		Width (mm)	Ignore (mm) Acceptable Qu		eptable Quar B	ntity
	CTP Related	Ф≤0.05	Ignore	A B C		
		0.05<Φ≤0.06	L≤4.0	N≤3		
Minor		0.06<Φ≤0.08	L≤3.0	N≤2		
		0.08<Ф	Define as spot defect			
		3) CTP Cover Pinhol	e/Lack of Ink	·		
		,	Acceptable Quantity			
		Size (mm) / Zone	С			
		Ф≤0.2	Ignore			
		0.2<Φ≤0.3		4 (distance≧	10mm)	
		0.3<Φ≤0.4	2 (distance ≥ 10mm)			
		Ф>0.4	0			
		4) CTP Bonding Bub	ble/Accidented Sp	ot		
				Acceptable Q	uantity	
		Size Φ (mm)	А			В
		Ф≤0.1	Ignore			

Class	ltem	Criteria				
		0.1<Φ≤0.2	0.1<Φ≤0.2 3 (distance ≥ 10mm)			
		0.2<Φ≤0.3		2 (distance≥10mm)		
		Ф>0.3			0	
		5) Assembly deflection: beyond the edge of backlight ≤0.2mm			cklight ≤0.2mm	
		6) CTP cover broken				
		X: length, Y: wic	dth, Z:heigh	t		
		X Y Z				
		X≤0.5mm	Y≤0.5mm	Z <cover thickness</cover 		
		Circuitry broken is	not allowed.			
		7) CTP Cover Broke	en			
		X: length, Y: wic	dth, Z:heigh	t		
		X	Y	Z		
		X≤0.3mm	Y≤0.3mm	Z <cover thickness</cover 		
		Circuitry broken is not allowed.				

Criteria (functional items)

No.	ltem	Criteria	
1	No display		
2	Missing segment		
3	Short circuit	Not allowed	
4	Backlight no lighting		
5	CTP no function		

8.4 Dealing with Customer Complaints

8.4.1 Non-conforming Analysis

Purchaser should supply Densitron with detailed data of non-conforming sample.

8.4.2 Handling of Non-conforming Displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of non-conforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.

9. Reliability Specification

9.1 Reliability Tests

Test Item	Test Condition	Inspection after test
High Temperature Operation	70°C, 96 hrs	
Low Temperature Operation	-20°C, 96 hrs	
High Temperature Storage	80°C, 96 hrs	Inspection after 2~4hours
Low Temperature Storage	-30°C, 96 hrs	storage at room
High Temperature & High Humidity Operating	+60°C, 90% RH ,96 hrs	temperature, the sample shall be free from defects:
Thermal Shock (Non-operation)	3, 3, 11.11.11.11.11.11.11.11.11.11.11.11.11.	1) Air bubble in the LCD;
ESD test	C=150pF, R=330 Ω , 5points/panel Air: ± 8 KV, 5times; Contact: ± 6 KV, 5 times (Environment: 15° C $^{\circ}$ 35 $^{\circ}$ C, 30% $^{\circ}$ 60%).	 2) Non-display; 3) Missing segments/line; 4) Glass crack; 5) Current IDD is twice
Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep: 10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	higher than initial value.
Box Drop Test	1 Corner 3 Edges 6 faces, 80cm (MEDIUM BOX)	

- Note 1: The test samples should be applied to only one test item.
- Note 2: Sample size for each test item is 5~10 pieces.
- Note 3: For Damp Proof Test, Pure water (Resistance > 10M Ω) should be used.
- **Note 4:** In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it shall be judged as a good part.
- **Note 5:** Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
- Note 6: The color fading mura of polarizing filter can be ignored.


9.1.1 Inspection Check Standard

After the completion of the described reliability test, the samples are to be left at room temperature for 4 hrs prior to conducting the inspection check at 25 ± 5 °C, $65\pm10\%$ RH.

10. Handling Precautions

10.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water
- 4) If pressure is applied to the display surface or its neighbourhood of the display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 5) The polarizer covering the surface of the display module is soft and easily scratched. Please be careful when handling the display module.
- 6) When the surface of the polarizer of the display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - a. Scotch Mending Tape No. 810 or an equivalent
 - b. Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.
 - c. Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - Water
 - Ketone
 - Aromatic Solvents
- 7) Hold the display module very carefully when placing it into the system housing. Do not apply excessive stress or pressure to display module. And, do not over bend the film with electrode pattern layouts. These stresses will



influence the display performance. Also, secure sufficient rigidity for the outer cases.

- 8) Do not apply stress to the LSI chips and the surrounding molded sections.
- 9) Do not disassemble nor modify the display module.
- 10) Do not apply input signals while the logic power is off.
- 11) Pay sufficient attention to the working environments when handing display modules to prevent occurrence of element breakage accidents by static electricity.

- a. Be sure to make human body grounding when handling display modules.
- b. Be sure to ground tools to use or assembly such as soldering irons.
- c. To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
- d. Protective film is being applied to the surface of the display panel of the display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 12) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. If the display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 13) If electric current is applied when the display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

10.2 Storage Precautions

- 1) When storing display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Densitron) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the display module, when the display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

10.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighbouring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the display module, fasten the external plastic housing section.
- 7) If power supply to the display module is forcibly shut down by such errors as taking out the main battery while the display panel is in operation, we cannot guarantee the quality of this display module.

10.4 Operation Precautions

- 1) It is indispensable to drive the display within the specified voltage limit since excessive voltage shortens its life.
- 2) Direct current causes an electrochemical reaction with remarkable deterioration of the display quality. Give careful consideration to prevent direct current during ON/OFF timing and during operation.
- 3) Response time is extremely delayed at temperatures lower than the operating temperature range while, at high temperatures, displays become dark. However, this phenomenon is reversible and does not mean a malfunction or a display that has been permanently damaged.
- 4) To protect display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the display modules.
 - a. Pins and electrodes
 - b. Pattern layouts such as the FPC
- 5) When the driver is being exposed (COG), semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if the driver is exposed to light, malfunctioning may occur.
 - a. Design the product and installation method so that the driver may be shielded from light in actual usage.
 - b. Design the product and installation method so that the driver may be shielded from light during the inspection processes.
- 6) Although the display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 7) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

10.5 Other Precautions

1) Request the qualified companies to handle industrial wastes when disposing of the display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.