# DMT040WVNMCMI-3B PRODUCT SPECIFICATION

Version 0.1 Sep 01, 2023

Customer	's Approval
<u>Signature</u>	<u>Date</u>

Prepared by Yvette Hsieh
Approved by *Kenny Lin* 

# **Revision History**

VERSION	DATE	DESCRIPTION	AUTHOR
0.1	Sep 01, 2023	Preliminary	Yvette Hsieh

# **Legal Notice**

### Copyright ©2023 Densitron

All information contained in this document is proprietary and confidential to Densitron and is subject to a non-disclosure agreement. Unauthorized use, duplication, modification or disclosure of this information by any means without prior consent of Densitron is prohibited.

Every effort has been made to ensure the accuracy of this document; however, Densitron accepts no responsibility for any inaccuracies, errors or omissions herein. Densitron reserves the right to change specifications without prior notice in its absolute discretion, to supply the best product possible. Where Densitron or any of its group companies has (i) made a change to a product to incorporate a specific customer requirement or (ii) has created a design to a customer's specific requirements, in either case the customer will indemnify and hold the relevant Densitron entity harmless against any claim that delivery against such requirement breaches any intellectual property or other rights of any 3rd party.

All brands and trademarks are the property of their respective owners and are hereby fully acknowledged.

# **Table of Contents**

1.	GENE	ERAL DESCRIPTION	5
	1.1	Introduction	5
	1.2	Main Features	5
	1.3	Touch Features	6
2.	MECH	HANICAL SPECIFICATION	7
	2.1	Mechanical Characteristics	7
	2.2	Mechanical Drawing	8
3.	ELECT	TRICAL SPECIFICATION	9
	3.1	Absolute Maximum Ratings	9
	3.2	Electrical Characteristics	9
	3.3	Interface Pin Assignment	13
	3.4	Timing Characteristics	16
4.	OPTIO	CAL SPECIFICATION	28
	4.1	Optical Characteristics	
5.	LED B	BACKLIGHT SPECIFICATION	31
	5.1	LED Backlight Characteristics	31
	5.2	INTERNAL CIRCUIT DIAGRAM	31
6.	PACK	(AGING	32
7.	QUAL	LITY ASSURANCE SPECIFICATION	33
	7.1	Conformity	33
	7.2	Environment Required	33
	7.3	Delivery Assurance	33
	7.4	Dealing with Customer Complaints	40
8.	RELIA	ABILITY SPECIFICATION	41
	8.1	Reliability Tests	41
9.	HAND	DLING PRECAUTIONS	42
	9.1	Handling Precautions	42
	9.2	Storage Precautions	43
	9.3	Designing Precautions	43

9.4	Operation Precautions	. 44
9.5	Other Precautions	. 44

# 1. General Description

## 1.1 Introduction

This is a 3.97" size colour active matrix TFT LCD module that uses amorphous silicon TFT as a switching device. The display is normally black mode, transmissive, and featuring high contrast and excellent colour saturation. The resolution of the TFT-LCD is 480 x 800 and can display up to 16M colours. The display module supports 2 Lane MIPI interface.

### 1.2 Main Features

ltem	Contents				
Display Type	TFT LCD				
Screen Size	3.97" Diagonal				
Display Format	480 x RGB x 800 Dots				
No. of Colour	16M				
Overall Dimensions	60.14 (W) x 101.35 (H) x 3.265 (D) mm				
Active Area	51.84 (W) x 86.4 (H) mm				
Mode	Normally Black / Transmissive / IPS				
Surface Treatment	Glare (7H)				
Viewing Direction	All round				
Interface	2 Lane MIPI				
Driver IC	ILI9806E-2C				
Backlight Type	LED, White, 8 chips				
Operating Temperature	-20°C ~ +70°C				
Storage Temperature	-30°C ~ +80°C				
ROHS	Compliant to RoHS 2.0				

## 1.3 Touch Features


Item	Contents			
Touch Panel	СТР			
Touch Technology	Mutual capacitor			
Bonding Type	Optical Bonding			
Input Method	Finger			
Touch Point	5 Point			
Positional Accuracy	2.5mm at 4 edges and 1.5mm at center (mm)			
Cover glass	Soda lime glass, chemically hardened			
Hardness	6H			
Surface treatment	No			
Optical transmittance	87%			
Touch controller	FT6336U			
Interface to Host	l <sup>2</sup> C			
Slave Address	0X70			
Connection Type	ZIF Connector			
Th	MTP397-004AAAMFIL_			
The program name	FT6x36_Ver0x19_20220531_all.bin			

# 2. Mechanical Specification

## 2.1 Mechanical Characteristics

ltem	Characteristic	Unit
Display Format	480 x RGB x 800	Dots
Overall Dimensions	ons 60.14 (W) x 101.35 (H) x 3.265 (D)	
Active Area	51.84 (W) x 86.4 (H)	mm
Dot Pitch	0.108 (W) x 0.108 (H)	mm
Weight	38.4g	g
IC Controller/Driver	ILI9806E-2C	

## 2.2 Mechanical Drawing



# 3. Electrical Specification

## 3.1 Absolute Maximum Ratings

AGND = GND = 0V, Ta =  $25^{\circ}$ C

Item	Symbol	Min	Max	Unit	Note
Dower Voltage	VCC	-0.3	4.6	V	-
Power Voltage	IOVCC	-0.3	4.6	V	-
Operating Temperature	T <sub>OP</sub>	-20	+70	°C	-
Storage Temperature	Тѕт	-30	+80	°C	-

**Note 1:** When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. For normal operations, it is desirable to use this module under the conditions according to Section 3.2 "Electrical Characteristics", to avoid malfunctioning.

Note 2: Background colour changes slightly depending on ambient temperature. This phenomenon is reversible.

Note 3: Please refer to item of RELIABILITY.

### 3.2 Electrical Characteristics

### 3.2.1 Recommended Operating Condition

 $(AGND = GND = 0V, Ta = 25^{\circ}C)$ 

ltem	Symbol	Min	Тур.	Max	Unit	Note
	VCC	2.5	3.3	3.6	V	-
Power Voltage	IOVCC	1.65	3.3	3.6	V	-
Input Logic High Voltage	Vih	0.7IOVCC	-	IOVCC	V	-
Input Logic Low Voltage	Vil	-0.3	-	0.3IOVCC	V	-

## 3.2.2 DC Electrical Characteristics

Item	Symbol	Condition	Min	Тур.	Max	Unit	Note		
	Power & Operation Voltage								
Operating Voltage	VCI VCIP VCIR	-	2.5	3.3	3.6	V	-		
Operating Voltage	IOVCC	-	1.65	3.3	3.6	V	1, 2		
OTP Supply Voltage	VPP	-	-	5.0	-	V	1		
Logic High Level Input Voltage	VIH	-	0.7*IOVCC	-	IOVCC	V	1		
Logic Low Level Input Voltage	VIL	-	-0.3	-	0.3*IOVCC	V	1		
Logic High Level Output Voltage TE, SDO (SDA), LEDPWM	VOH	IOH=-1.0mA	0.8*IOVCC		IOVCC	V	1		
Logic Low Level Output Voltage TE, SDO (SDA), LEDPWM	VOL	IOL=+1.0mA	0	-	0.2*IOVCC	V	1		
Gate Driver High Voltage	VGH	_	10.0	-	20	V	-		
Gate Driver Low Voltage	VGL	-	-15.0	-	-6.0	V	-		
Driver Supply Voltage	-	VGH - VGL	16	-	32	V	-		
		,	VCOM Operation						
DC VCOM Amplitude Voltage	VCOM	-	-4.0	-	0	V	3		
'			Source Driver						
Source Output Range	VSOUT	-	VREG2OUT+0.1	-	VREG1OUT- 0.1	V	4		

ltem	Symbol	Condition	Min	Тур.	Max	Unit	Note
Positive Gamma							
Reference	VREG10UT	-	3.0	-	6.1875	V	5
Voltage							
Negative							
Gamma	VREG2OUT		-6.1875		-3.0	V	5
Reference	VKEGZOOT	-	-0.1675	-	-5.0	V	5
Voltage							
Source Output	Т.,	Below with 99%		15	20	Us	2.4
Setting Time	Tr	precision	-	15	20	US	3, 4
Output		Sout>=4.2V			20		2
Deviation		Sout<=0.8V	-	-	30	mV	3
Voltage	Vdev						
(Source Output		4.2V>Sout>0.8V	-	-	20	mV	-
Channel)							
Output Offset	VOEECET				25	.,	2
Voltage	VOFFSET	-	-	-	35	mV	3
		В	ooster Operation				
Booster Voltage	DDVDH	-	-	-	6.5	V	-
Booster Voltage	DDVDL	-	-6.5	-	-	V	-
Booster Drop	DDVDH	Landina das			5	0/	
Voltage	drop	Loading=1mA	_	-	5	%	-
Gate Driver High	VGH		10.0		20	.,	
Voltage	VGH		10.0	-	20	V	-
Gate Driver Low	VCI		15.0		6.0	.,	
Voltage	VGL	_	-15.0	-	-6.0	V	-
		Standby M	ode Current Consu	umption			
	I (IOVCC		0		10	uA	
	SLP IN)		U	-	10	UA	_
	I (VCI SLP						
Sleep In Mode	IN for	Ta=25°℃	F				
	DPI+SPI	VCI=2.8V	5	-	60	uA	_
	I/F)	IOVCC=1.8V					
	I (VCI SLP						
	IN for MIPI		5	-	60	uA	_
	DSI I/F)						

Item	Symbol	Condition	Min	Тур.	Max	Unit	Note
	I (IOVCC		0		1		
Deep Standby	DSTB)		0	-	1	uA	-
Mode	I (VCI						
	DSTB)		0	-	1	uA	-

Note 1: Ta = -30 to 70  $^{\circ}$ C (to 85  $^{\circ}$ C no damage), IOVCC=1.65V to 3.6V, VCIP=2.5V to 3.6V.

**Note 2:** Supply digital IOVCC voltage equal or less than analog VCIP voltage.

Note 3: Source channel loading = 10pF/channel

Note 4: The Max. Value is between with Note 3 measure point and Gamma setting value

Note 5: VREG10UT  $\leq$  DDVDH-0.3V and VREG20UT  $\geq$  DDVDL+0.3V.

# 3.3 Interface Pin Assignment

## 3.3.1 TFT PIN Define

No.	Symbol	I/O	Function
1	GND	Р	Ground
2	VCC_3.3V	Р	Power supply for analog system
3	IOVCC_3.3V	Р	Power supply for I/O block.
4	NC	-	No connection
5	NC	-	No connection
6	GND	Р	Ground
7	NC	-	No connection
8	GND	Р	Ground
9	GND	Р	Ground
10	D1P	I/O	MIPI DSI differential data pair (DSI-Dn+/-).
11	D1N	1/0	MIPI DSI differential data pair (DSI-Dn+/-).
12	GND	Р	Ground
13	NC	-	No connection
14	NC	-	No connection
15	NC	-	No connection
16	NC	-	No connection
17	GND	Р	Ground
18	CLKP	I	MIPI DSI differential clock pair (DSI-CLK+/-).
19	CLKN	I	MIPI DSI differential clock pair (DSI-CLK+/-).
20	GND	Р	Ground
21	NC	-	No Connection

No.	Symbol	I/O	Function
22	NC	-	No Connection
23	NC	-	No Connection
24	NC	-	No Connection
25	GND	Р	Ground
26	D0P	1/0	MIPI DSI differential data pair (DSI-Dn+/-).
27	DON	1/0	MIPI DSI differential data pair (DSI-Dn+/-).
28	GND	Р	Ground
29	NC	-	No Connection
30	NC	-	No Connection
31	NC	-	No Connection
32	NC	-	No Connection
33	NC	-	No Connection
34	GND	Р	Ground
35	RESET	1	The external reset input.
36	GND	Р	Ground
37	NC	-	No Connection
38	NC	-	No Connection
39	NC	-	No Connection
40	NC	-	No Connection
41	GND	Р	Ground
42	TE	0	Tearing effect output
43	LEDA	Р	LED anode
44	NC	-	No connection
45	LEDK	Р	LED cathode


## 3.3.2 CTP Pin Define

No.	Symbol	I/O	Function
1	GND	Р	Ground
2	VDD_3.3V	Р	Supply voltage
3	RESET (3.3V)	I	External Reset, Low active
4	EINT (3.3V)	0	External interrupt to the host
5	SCL (3.3V)	I	I <sup>2</sup> C clock input
6	SDA (3.3V)	1/0	I <sup>2</sup> C data input and output

## 3.4 Timing Characteristics

### 3.4.1 AC Electrical Characteristics


### 3.4.1.1 High Speed Mode – Clock Channel Timing



Signal	Symbol	Parameter	Min	Max	Unit
DSI-CLK+/-	2xUI <sub>INST</sub>	Double UI instantaneous	4	25	ns
DSI-CLK+/-	UI <sub>INSTA</sub> , UI <sub>INSTB</sub>	UI instantaneous Half	2	12.5	ns


Note: UI=UI<sub>INSTA</sub>=UI<sub>INSTB</sub>

### 3.4.1.2 High Speed Mode – Data Clock Channel Timing



Signal	Symbol	Parameter	Min	Max	Unit
DCI Dn. / n=0 and 1	t <sub>DS</sub>	Data to Clock Setup time	0.15xUI	-	-
DSI-Dn+/- , n=0 and 1	t <sub>DH</sub>	Clock to Data Hold Time	0.15xUI	-	-

## 3.4.1.3 High Speed Mode – Rise and Fall Timings



Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Differential Rise Time for Clock	t <sub>drtclk</sub>	DSI-CLK+/-	-	-	150	ps
Differential Rise Time for Data	+	DSI-Dn+/-	_	_	150	nc
Differential Rise fille for Data	T <sub>DRTDATA</sub>	n=0 and 1	_		130	ps
Differential Fall Time for Clock	$t_{\tiny  extsf{DFTCLK}}$	DSI-CLK+/-	-	-	150	ps
Differential Fall Time for Data	+	DSI-Dn+/-			150	nc
Differential Fall Time for Data	t <sub>dftdata</sub>	n=0 and 1	-	-	150	ps

**Note:** The display module has to meet timing requirements, what are defined for the transmitter (MPU) on MIPI D-Phy standard.

### Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods are illustrated for reference purposes on the Bus Turnaround (BTA) from the MPU to the Display Module (ILI9806E) sequence below.

MCU is Controlling Control Change Display Module is Controlling  $T_{LPXM}$  $T_{\text{LPXD}}$ DSI-D0+ DSI-D0-LP-00 LP-10 LP-00 LP-00 LP-00 LP-11 T<sub>TA-GETD</sub> T<sub>TA-SURED</sub> DSI-D0+ --DSI-D0-

Figure: BTA from the MPU to the Display Module

Lower Power Mode and its State Periods are illustrated for reference purposes on the Bus Turnaround (BTA) from the Display Module (ILI9806E) to the MPU sequence below.




Figure: BTA from the Display Module to the MPU

Table: Low Power State Period Timings - A Table

Signal	Symbol	Description	Min	Max	Unit
DSI-D0+/-	T <sub>LPXM</sub>	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU → Display Module (ILI9806E)	50	75	ns
DSI-D0+/-	T <sub>LPXD</sub>	Length of LP-00, LP-01, LP-10 or LP-11 periods Display  Module (ILI9806E) → MPU	50	75	ns
DSI-D0+/-	T <sub>TA-SURED</sub>	Time-out before the Display Module (ILI9806E) starts driving	$T_{LPXD}$	2 x T <sub>LPXD</sub>	ns

Table: Low Power State Period Timings - B Table

Signal	Symbol	Description	Time	Unit
DSI-D0+/-	T <sub>TA-GETD</sub>	Time to drive LP-00 by Display Module (ILI9806E)	5 x T <sub>LPXD</sub>	ns
DSI-D0+/-	T <sub>TA-GOD</sub>	Time to drive LP-00 after turnaround request – MPU	4 x T <sub>LPXD</sub>	ns

## 3.4.1.5 Data Lanes from Low Power Mode to High Speed Mode

Figure: Data Lanes - Low Power Mode to High Speed Mode Timings




Table: Data Lanes - Low Power Mode to High Speed Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DSI-Dn+/-, n=0 and 1	T <sub>LPX</sub>	Length of any Low Power State Period	50	-	ns
DSI-Dn+/-, n=0 and 1	T <sub>HS-PREPARE</sub>	Time to drive LP-00 to prepare for HS  Transmission	40+4xUI	85+6xUI	ns
DSI-Dn+/-, n=0 and 1	T <sub>HS-TERM-EN</sub>	Time to enable Data Lane Receiver line termination measured from when Dn crosses VILMAX	-	35+4xUI	ns

## 3.4.1.6 Data Lanes from High Speed Mode to Low Power Mode

Figure: Data Lanes - High Speed Mode to Low Power Mode Timings




Table: Data Lanes - High Speed Mode to Low Power Mode Timings Table

Signal	Symbol	Description	Min	Max	Unit
DSI-Dn+/-, n=0 and 1	T <sub>HS-SKIP</sub>	Time-Out at Display Module (ILI9806E) to ignore transition period of EoT	40	55+4xUI	ns
DSI-Dn+/-, n=0 and 1	T <sub>HS-EXIT</sub>	Time to driver LP-11 after HS burst	100	-	ns

## 3.4.1.7 DSI Clock Burst – High Speed Mode to/from Low Power Mode

Figure: Clock Lanes - High Speed Mode to/from Low Power Mode Timings




Table: Clock Lanes - High Speed Mode to/from Low Power Mode Timings Table

Signal	Symbol	Description	Min	Max	Unit
DSI-CLK+/-	T <sub>CLK-POST</sub>	Time that the MPU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	60+52xUI	-	ns
DSI-CLK+/-	T <sub>CLK-TRAIL</sub>	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns
DSI-CLK+/-	T <sub>HS-EXIT</sub>	Time to drive LP-11 after HS burst	100	-	ns
DSI-CLK+/-	T <sub>CLK-PREPARE</sub>	Time to drive LP-00 to prepare for HS transmission	38	95	ns
DSI-CLK+/-	T <sub>CLK-TERM-EN</sub>	Time-out at Clock Lane to enable HS termination	-	38	ns
DSI-CLK+/-	T <sub>CLK-PREPARE</sub>	Minimum lead HS-0 drive period before starting Clock	300	-	ns
DSI-CLK+/-	T <sub>CLK-PRE</sub>	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8xUI	-	ns

### 3.4.1.8 DSI DC Characteristics

DSI is using different state codes which are depending on DC voltage levels of the clock and data lanes. The meaning of the state codes is defined on the following table.


Chaha	Line DC Voltage Levels			
State	CLOCK_P or DATA_P	CLOCK_N or DATA_N		
HS-0	Low (HS)	High (HS)		
HS-1	High (HS)	Low (HS)		
LP-00	Low (LP)	Low (LP)		
LP-01	Low (LP)	High (LP)		
LP-10	High (LP)	Low (LP)		
LP-11	High (LP)	High (LP)		

### 3.4.1.9 DC Characteristics for Power Lines

ltem	Symbol	Condition	Min	Тур.	Max	Unit	Note
Analog Power Supply Voltage	VCI	Operating Voltage	2.5	3.3	3.6	V	-
Digital Power Supply Voltage	IOVCC	I/O Supply Voltage	1.65	3.3	3.6	V	-
Analog Power Supply	VACI MOISE	Noise Range, 0 to 100MHz, Sinusoidal Wave (peak-to- peak)	-	-	100	mV	-
Voltage Noise	VVCI_NOISE	Noise Range, 0 to 30KHz, Pulse Wave with Duty Cycle (50%/50%)	-	-	500	mV	-
I/O Power Supply Voltage Noise	VIOVCC_NOISE	Noise Range, 0 to 100MHz, Sinusoidal Wave (peak-to- peak)	-	-	100	mV	-

**Note 1:** Ta=-30 $^{\circ}$ C to 70 $^{\circ}$ C (to +85 $^{\circ}$ C no damage)

**Note 2:** These values are not symmetric amplitude, which centersm3g points are IOVCC or VCI. See examples as reference purposes, when VVCI\_NOISE and VIOVCC\_NOISE are maximums, below.



**Figure: Noise on Power Supply Lines** 

### 3.4.1.10 DC characteristics for DSI LP mode

DC levels of the LP-00, LP-01, LP-10 and LP-11 are defined on table below: DC Characteristics for DSI LP mode when LP-RX, LP-CD or LP-TX is mentioned on the condition column. Other logical levels of the table are for MPU interface.

ltem	Symbol	Condition	Min	Тур.	Max	Unit	Note
Logic High level output voltage	VOH	IOUT=-1mA	0.8VVCI	-	VVCI	V	2
Logic Low level output voltage	VOL	IOUT=-1mA	0.0	-	0.2VVCI	V	2
Logic High level input voltage	VIHLPCD	LP-CD	450	-	1350	mV	3
Logic Low level input voltage	VILLPCD	LP-CD	0.0	-	200	mV	3
Logic High level input voltage	VIHLPRX	LP-RX (CLK, D0, D1)	880	-	1350	mV	3
Logic Low level input voltage	VILLPRX	LP-RX (CLK, D0, D1)	0.0	-	550	mV	3
Logic Low level input voltage	VILLPRXULP	LP-RX (CLK ULP Mode)	0.0	-	300	mV	3
Logic High level output current	VOHLPTX	LP-TX (D0)	1.1	-	1.3	V	3
Logic Low level output current	VOLLPTX	LP-TX (D0)	-50	-	50	mV	3
Logic High Level Input Current	IIH	LP-CD, LP-RX	-	-	10	uA	3
Logic Low Level Input Current	IIL	LP-CD, LP-RX	-10	-	-	uA	3

**Note 1:** Ta=-30 $^{\circ}$ C to 70 $^{\circ}$ C (to +85 $^{\circ}$ C no damage)

Note 2: LEDPWM

Note 3: DSI High Speed mode is off

## 3.4.1.11 DC Characteristics for DSI HS Mode

ltem	Symbol	Condition	Min	Тур.	Max	Unit	Note
Input Common Mode Voltage for Clock	VCMCLK	DSI-CLK+/-	70	-	330	mV	2,3
Input Common Mode Voltage for Data	VCMDATA	DSI-Dn+/-	70	-	330	mV	2, 3, 5
Common Mode Ripple for Clock Equal or Less than 450MHz	VCMRCLKL450	DSI-CLK+/-	-50	-	50	mV	4
Common Mode Ripple for Data Equal or Less than 450 MHz	VCMRDATAL450	DSI-Dn+/-	-50	-	50	mV	4, 5
Common Mode Ripple for Clock More than 450 MHz (peak sine wave)	VCMRCLKM450	DSI-CLK+/-	-	-	100	mV	-
Common Mode Ripple for Data More than 450 MHz (peak sine wave)	VCMRDATAM450	DSI-Dn+/-		-	100	mV	5
Differential Input Low Level Threshold Voltage for Clock	VTHLCLK-	DSI-CLK+/-	-70	-	-	mV	-
Differential Input Low Level Threshold Voltage for Data	VTHLDATA	VTHLDATADSI- Dn+/-	-70	-	-	mV	5
Differential Input High Level Threshold Voltage for Clock	VTHHCLK+	DSI-CLK+/-	-	-	70	mV	-
Differential Input High Level Threshold Voltage for Data	VTHHDATA+	DSI-Dn+/-	-	-	70	mV	5
Single-ended Input Low Voltage	VILHS	DSI-CLK+/-, DSI- Dn+/-	-40	-	-	mV	3, 5
Single-ended Input High  Voltage	VIHHS	DSI-CLK+/-, DSI- Dn+/-	-	-	460	mV	3, 5
Differential Termination Resistor	RTERM	DSI-CLK+/-, DSI- Dn+/-	80	100	125	Ω	5
Single-ended Threshold  Voltage for Termination  Enable	VTERM-EN	DSI-CLK+/-, DSI- Dn+/-	-	-	450	mV	5

Item	Symbol	Condition	Min	Тур.	Max	Unit	Note
Termination Capacitor	CTERM	DSI-CLK+/-, DSI- Dn+/-	-	-	60	pF	5, 6

**Note 1:** Ta =  $-30^{\circ}$ C to  $70^{\circ}$ C (to  $+85^{\circ}$ C no damage), IOVCC = 1.65 to 1.95V.

Note 2: Includes 50mV (-50mV to 50mV) ground difference.

Note 3: Without VCMRCLKM450/VCMRDATAM450.

Note 4: Without 50mV (-50mV to 50mV) ground difference.

**Note 5:** n = 0 and 1.

Note 6: For higher bit rates a 14pF capacitor will be needed to meet the common-mode return loss specification.

### 3.4.2 Power On/Off Sequence

IOVCC and VCI can be applied (or powered down) in any order. During the power off sequences, if LCD is in the Sleep Out mode, VCI and IOVCC must be powered down with minimum 120msec, and if LCD is in the Sleep In mode, VCI and IOVCC can be powered down with minimum 0msec after RESX has been released. CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.


**Note 1:** There will be no damage to ILI9806E if the power sequences are not met.

Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.

**Note 3:** There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.


**Note 4:** If RESX line is not held stable by host during Power On Sequence as defined in Sections 7.1 and 7.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

Note 5: Keep data pins DB[23:0] at low level, when VCIP or IOVCC comes later



### Case 1 - RESX line is held High or Unstable by Host at Power ON


If the RESX line is held high or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and IOVCC have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode

#### Case 2 - RESX line is held Low by Host at Power ON

If the RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum  $10\mu$ sec after both VCI and IOVCC have been applied



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.

# 4. Optical Specification


## 4.1 Optical Characteristics

Chara	cteristics	Symbol	Conditions	Min	Тур.	Max	Unit	Note
Contr	ast Ratio	CR	θ = 0°	720	900	-	-	1, 3
Respo	nse time	TR + TF	Normal viewing angle	-	35	45	ms	1, 4
	Left	θх-		-	80	-		
Viewing Angle	Right	θ <sub>x</sub> +	CD> 10	-	80	-	dog	2
/iewing	Up	θ <sub>Y</sub> +	CR>10	-	80	-	deg	2
	Down	Өү-		-	80	-		
		Rx		0.593	0.633	0.673		
	Red	Ry		0.294	0.334	0.374		
icity		Gx		0.286	0.326	0.366		
omat	Green	Gy	θ = 0°	0.577	0.617	0.657		1, 5
Colour Chromaticity		Вх	Normal viewing angle	0.111	0.151	0.191	-	
Color	Blue	Ву	viewing ungle	0.008	0.048	0.088		
	White	Wx		0.261	0.301	0.341		
		Wy		0.283	0.323	0.363		
Lum	inance	Lv	I <sub>F</sub> = 40mA	280	300	-	cd/m²	5
Unif	ormity	Avg	-	70	-	-	%	5

### Conditions:

- 1. If=40mA(Backlight current), VCC = 3.3V, the ambient temperature is 25°C.
- 2. The test systems refer to Note 2.

Note	ltem	Test method			
1	Definition of optical measurement system	The optical characteristics should be measured in dark room. After 5Minutes operation, the optical properties are measured at the center point of the LCD screen. ALL input terminals LCD panel must be ground when measuring the center area of the panel.    The optical characteristics should be measured in dark room. After 5Minutes operation, the optical properties are measured at the center point of the LCD screen. ALL input terminals LCD panel must be ground when measuring the center area of the panel.    The optical properties are measured in dark room. After 5Minutes operation. After 5Minutes operation of the LCD screen. ALL input terminals LCD panel must be ground when measuring the center area of the panel.    The optical properties are measured at the center point of the LCD screen. ALL input terminals LCD panel must be ground when measuring the center area of the panel.    The optical properties are measured at the center point of the LCD screen. ALL input terminals LCD panel must be ground when measuring the center area of the panel.    The optical properties are measured at the center point of the LCD screen. ALL input terminals LCD panel must be ground when measuring the center area of the panel.    The optical properties are measured at the center point of the LCD screen. ALL input terminals LCD panel must be ground when measuring the center area of the panel.    The optical properties are measured at the center point of the LCD screen. ALL input terminals LCD panel must be ground when measuring the center area of the panel must be ground when measuring the center area of the panel must be ground when measuring the center area of the panel must be ground when measuring the center area of the panel must be ground when measuring the center area of the panel must be ground when measuring the center area of the panel must be ground when measuring the center area of the panel must be ground when measuring the center area of the panel must be ground when measuring the center area of the panel must be ground			
2	Definition of Viewing Angle $(\theta x, \theta y)$	Viewing angle is measured at the center point of the LCD by CONOSCOPE (DMS703)  Normal $\theta x = \theta y = 0^{\circ}$ $\theta x = \theta y = 0^{\circ}$ $\theta x = \theta y = 0^{\circ}$ 12 o'clock direction $\theta y = \theta y = 0^{\circ}$ $\theta y = \theta y = 0^{\circ}$ $\theta y = \theta y = 0^{\circ}$			
3	Definition of Contrast Ratio (CR)	White state: The state is that the LCD should drive by Vwhite.  Contrast ratio (CR) = Luminance measured when LCD is at "white state" Luminance measured when LCD is at "black state"  Black state: The state is that the LCD should drive by Vblack.  Vwhite: To be determined Vblack: To be determined			
4	Definition of Response Time (T <sub>R</sub> , T <sub>F</sub> )	The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time (TON) is the time between photo detector output intensity changed from 90% to 10%. And fall time (TOFF) is the time between photo detector output intensity changed from 10% to 90%.			



# 5. LED Backlight Specification

## 5.1 LED Backlight Characteristics

Ta = 25°℃

Item	Symbol	Condition	Min	Тур.	Max	Unit	Note
Forward Voltage	VF	-	10.8	12	13.2	V	-
Forward Current	lF	-	-	40	-	mA	-
Operating Life Time	-	-	36000	-		Hours	1, 2

Note 1: Ta means ambient temperature of TFT-LCD module.

**Note 2:** If the module is driven by high current or at high ambient temperature & humidity condition. The operating life will be reduced.

**Note 3:** Operating life means brightness goes down to 50% initial brightness. Minimum operating life time is estimated data.

### 5.2 INTERNAL CIRCUIT DIAGRAM


Backlight circuit diagram:

$$Vf = 10.8V(min.) 12V(typ.) 13.2V(max.)$$

$$If = 2* 20mA$$

$$A \xrightarrow{N} A \xrightarrow{N} A \xrightarrow{N} K$$

# 6. Packaging



# 7. Quality Assurance Specification

## 7.1 Conformity

The performance, function and reliability of the shipped products conform to the Product Specification.

### 7.2 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature:  $25 \pm 5^{\circ}$ C

Humidity:  $65\% \pm 5\% \text{ RH}$ 


Viewing Angle: Normal Viewing Angle

Illumination: under 40W fluorescent light

Viewing distance:  $35\pm 5 \text{cm}$ 

Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.




## 7.3 Delivery Assurance

### 7.3.1 Delivery Inspection Standards

Class II, Normal Inspection, MIL-STD-105E

### 7.3.2 Zone Definition



Zone A: Effective Viewing Area (Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A + Zone B) Area which cannot be seen after assembly by customer.

Zone D: IC Bonding Area


**Note:** Generally, visual defects in Zone C can be ignored when it doesn't affect product function or appearance after assembly by customer

## 7.3.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major (MA)	0.65	<ol> <li>Liquid crystal leakage</li> <li>Wrong polarizer</li> <li>Outside dimension</li> <li>Bright dot, dark dot</li> <li>Display abnormal</li> <li>Class crack</li> </ol>
Minor (MI)	1.0	<ol> <li>Spot Defect (Including black spot, white spot, pinhole, foreign particle, bubbles, hurt)</li> <li>Fragment</li> <li>Line Defect (Including black line, white line, scratch)</li> <li>Incision defect</li> <li>Newton's ring</li> <li>Other visual defects</li> </ol>

### 7.3.4 Criteria & Classification

### 7.3.4.1 Bright/ Dark Dots Explain



### 7.3.4.2 Inspection Standard

Class	Item	Criteria	
		1) LCD≤4.3"	
		Bright dot: N≤0, Dark dot: N≤3, Total: N≤4	
			2) 4.3" < LCD < 7"
Major	Dright / Dayl Dat	Bright dot: N≤0, Dark dot: N≤4, Total: N≤6	
Major	Bright / Dark Dot	3) 7"≤LCD≤12"	
		Bright dot: N≤4, Dark dot: N≤5, Total: N≤8	
		4) LCD > 12"	
		Bright dot: N≤5, Dark dot: N≤6, Total: N≤10	

Class	Item	Criteria
		The distance between the two defect dots shall be greater than 5mm
		The distance between two defect dots above 7 inches shall be more than 10 mm
		Note: Adjacent dot defect N≤0
		Round type: as per following drawing, $\emptyset = (X+Y)/2$ Y  X
		1) LCD≤4.3"
		D≤0.15, Ignore
		0.15 < D≤0.3, N≤3
	Spot Defects	0.3 < D, N=0
	(Black spot,	2) 4.3" < LCD < 7"
	white spot,	D≤0.2, Ignore
Minor	Pinhole, foreign	0.2 < D≤0.5, N≤4
	matter, dent,	0.5 < D, N=0
	backlight foreign	3) 7"≤LCD≤12"
	matter)	D≤0.2, Ignore
		0.2 < D≤0.5, N≤5
		0.5 < D, N=0
		4) LCD>12"
		D≤0.2, Ignore
		0.2 < D≤0.5, N≤6
		0.5 < D, N=0
		1) LCD≤4.3"
		D≤0.2, Ignore
		0.2 < D≤0.5, N≤3
		0.5 < D, N=0
		2) 4.3" < LCD < 7"
Minor	Bubble	D≤0.2, Ignore
IVIIIIOI	вирые	0.2 < D≤0.5, N≤4
		0.5 < D, N=0
		3) 7"≤LCD≤12"
		D≤0.2, Ignore
		0.2 < D≤0.5, N≤5
		0.5 < D, N=0

Class	Item	Criteria
		4) LCD > 12"
		D≤0.2, Ignore
		0.2 < D≤0.5, N≤6
		0.5 < D, N=0
		Line type: as per following drawing  W
		1) LCD≤4.3"
		W≤0.03, Ignore
		0.03 < W≤0.06, L≤5, N≤3
		W>0.06, L>5, N=0
	Line Defect	2) 4.3" < LCD < 7"
Minor	(Black/white line,	W≤0.03, Ignore
	backlight foreign	0.03 < W≤0.1, L≤5, N≤4
	matter)	W>0.1, L>5, N=0
		3) 7"≤LCD≤12"
		W≤0.03, Ignore
		0.03 < W≤0.1, L≤5, N≤5
	<u> </u>	W>0.1, L>5, N=0
		4) LCD > 12"
		W≤0.03, Ignore
		0.03 < W≤0.1, L≤5, N≤6
		W>0.1, L>5, N=0
		1) LCD≤4.3"
		W≤0.03, Ignore
		0.03 < W≤0.2, 1.0 < L≤ 5.0, N≤3
		W>0.2, L>5 N=0
Minor	Scratch	2) 4.3" < LCD < 7"
IVIIIIVI	Sciatoli	W≤0.03, Ignore
		0.03 < W≤0.2, 1.0 < L≤ 5.0, N≤4
		W>0.2, L>5, N=0
		3) 7"≤LCD≤12"
		W≤0.03, Ignore

Class	ltem		Criteria			
		0.03 < W≤0.2, 1.0 < L≤ 5.0, N≤5				
		W>0.2, L>5, N=0	N>0.2, L>5, N=0			
		4) LCD>12"				
		W≤0.03, Ignore				
		0.03 < W≤0.2, 1.0 < L≤ 5.0, N≤6				
		W>0.2, L>5, N=0				
Major	Display Abnormal	Not allowed				
Major	Outside Dimension	Accord with drawing	Accord with drawing			
Major	Glass Crack	Not allowed				
Major	Leak	Not allowed				
Minor	Corner and Side Fragment	X Y Y	<ol> <li>Comer fragment: X, Y≤1mm Z≤T/2: allowed</li> <li>Side fragment: X≤2.0mm Y≤1mm Z≤T/2: allowed</li> </ol>			
Major	Crack		NG			
Minor	Newton's Ring (CTP or Cover Board)		Newton's ring < 1/9 area, after lightened ,no influence on words and lines			

### **TP Standard**

No.	ltem	Picture	Criterion	Checking Manner	Defect Class
1	Outside dimension	-	Accord with drawing	Calipers & Eyes	Minor
2	Color deviation	Difference of ink color	Obvious deviation compared with samples	Eyes	Minor
3	Ink pinhole		No any holes near VA side  3mm Out of VA: D≤0.15mm  N≤1, no present in  reflection condition.	Eyes Film	Minor
4	Ink saw tooth		W≤0.15mm N=1	Eyes Film	Minor
5	Ink light leakage		<ol> <li>width of light leakage at the edge area ≤0.15mm OK</li> <li>width of light leakage at the edge area &gt;0.15mm NG</li> </ol>	Eyes Film	Minor
6	Cover glass profile	-	No ink, adhesive, oil stain, etc	Eyes	Minor
7	IR(LED)dot/black white dot	N.	$\varphi \le 0.2 \cdot N \le 1$ 0.15< $\varphi$ · not allowed	Eyes& Film	MIN
8	IR(LED)dot black white dot/different color	K	no present when use all viewing angle to determine at 35cm, allowed	Eyes	MIN
9	Shooting hole	Trace 2	$\varphi \le 0.2 \cdot N \le 1$ 0.15< $\varphi$ · not allowed	Eyes& Film	MIN

## 7.4 Dealing with Customer Complaints

### 7.4.1 Non-conforming Analysis

Purchaser should supply Densitron with detailed data of non-conforming sample.

After accepting it, Densitron should complete the analysis in two weeks from receiving the sample.

If the analysis cannot be completed on time, Densitron must inform the purchaser.

### 7.4.2 Handling of Non-conforming Displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of non-conforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.

# 8. Reliability Specification

## 8.1 Reliability Tests

ltem	Test Condition			
High Temperature Storage	80±2°C /240 hours			
Low Temperature Storage	-30±2℃/240 hours			
High Temperature Operating	70±2°C /240 hours			
Low Temperature Operating	-20±2°C/240 hours			
Temperature Cycle	-30°C ~ 25°C ~80°C × 10cycles (30min.) (5min.) (30min.)	Inspection after 2~4hours storage at room temperature, the sample		
Vibration Test	40°C±5°C×90%RH/96 hours	shall be free from defects:		
Damp Proof Test	Frequency: 10Hz~55Hz~10Hz  Amplitude: 1.5mm,  X, Y, Z direction for total 3hours  (Packing condition)	<ul><li>1.Air bubble in the LCD;</li><li>2.Sealleak;</li><li>3.Non-display;</li><li>4.Missing segments;</li></ul>		
Vibration Test	Drop to the ground from 1m height, one time, every side of carton.  (Packing condition)	5.Glass crack; 6.Current Idd is twice higher than initial value.		
Dropping Test	Voltage: ±8KV R: 330Ω C: 150pF Air discharge, 10time			
ESD Test	Voltage: ±6KV R: 330Ω C: 150pF Contact discharge, 10time			

Note 1: The test samples should be applied to only one test item.

Note 2: Sample size for each test item is 5~10pcs.

**Note 3:** For Damp Proof Test, Pure water(Resistance  $> 10M\Omega$ ) should be used.

**Note 4:** In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judge as a good part.

**Note 5:** Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.

Note 6: Please use automatic switch menu (or roll menu) testing mode when test operating mode.

### 8.1.1 Inspection Check Standard


After the completion of the described reliability test, the samples are to be left at room temperature for 4 hrs prior to conducting the inspection check at 25±5 °C, 65±5% RH.

# 9. Handling Precautions

## 9.1 Handling Precautions

1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.

- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water
- 4) If pressure is applied to the display surface or its neighbourhood of the display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 5) The polarizer covering the surface of the display module is soft and easily scratched. Please be careful when handling the display module.
- 6) When the surface of the polarizer of the display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
  - a. Scotch Mending Tape No. 810 or an equivalent
  - b. Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.
  - c. Also, pay attention that the following liquid and solvent may spoil the polarizer:
    - Water
    - Ketone
    - Aromatic Solvents
- 7) Hold the display module very carefully when placing it into the system housing. Do not apply excessive stress or pressure to display module. And, do not over bend the film with electrode pattern layouts. These stresses will



influence the display performance. Also, secure sufficient rigidity for the outer cases.

- 8) Do not apply stress to the LSI chips and the surrounding molded sections.
- 9) Do not disassemble nor modify the display module.
- 10) Do not apply input signals while the logic power is off.
- 11) Pay sufficient attention to the working environments when handing display modules to prevent occurrence of element breakage accidents by static electricity.

- a. Be sure to make human body grounding when handling display modules.
- b. Be sure to ground tools to use or assembly such as soldering irons.
- c. To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
- d. Protective film is being applied to the surface of the display panel of the display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 12) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. If the display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 13) If electric current is applied when the display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

### 9.2 Storage Precautions

- 1) When storing display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Densitron) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the display module, when the display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

### 9.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighbouring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the display module, fasten the external plastic housing section.
- 7) If power supply to the display module is forcibly shut down by such errors as taking out the main battery while the display panel is in operation, we cannot guarantee the quality of this display module.

### 9.4 Operation Precautions

- 1) It is indispensable to drive the display within the specified voltage limit since excessive voltage shortens its life.
- 2) Direct current causes an electrochemical reaction with remarkable deterioration of the display quality. Give careful consideration to prevent direct current during ON/OFF timing and during operation.
- 3) Response time is extremely delayed at temperatures lower than the operating temperature range while, at high temperatures, displays become dark. However, this phenomenon is reversible and does not mean a malfunction or a display that has been permanently damaged.
- 4) To protect display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the display modules.
  - a. Pins and electrodes
  - b. Pattern layouts such as the FPC
- 5) When the driver is being exposed (COG), semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if the driver is exposed to light, malfunctioning may occur.
  - a. Design the product and installation method so that the driver may be shielded from light in actual usage.
  - b. Design the product and installation method so that the driver may be shielded from light during the inspection processes.
- 6) Although the display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 7) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

### 9.5 Other Precautions

1) Request the qualified companies to handle industrial wastes when disposing of the display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.