# DMT080H4NMNT0-2A PRODUCT SPECIFICATION

Version 0.1 Nov 29, 2022

TBD

Customer's Approval					
<u>Signature</u>	<u>Date</u>				

Prepared by Victoria *Ho* Approved by *Eric Wan* 

## **Revision History**

VERSION	DATE	DESCRIPTION	AUTHOR
0.1	Nov 29, 2022	Preliminary	Victoria Ho

## Legal Notice

Copyright ©2022 Quixant UK Limited trading as Densitron

All information contained in this document is proprietary and confidential to Quixant UK Limited trading as Densitron and is subject to a non-disclosure agreement. Unauthorized use, duplication, modification or disclosure of this information by any means without prior consent of Quixant UK Limited trading as Densitron is prohibited.

Every effort has been made to ensure the accuracy of this document; however, Quixant UK Limited trading as Densitron accepts no responsibility for any inaccuracies, errors or omissions herein. Quixant UK Limited trading as Densitron reserves the right to change specifications without prior notice in its absolute discretion, to supply the best product possible. Where Quixant UK Limited trading as Densitron or any of its group companies has (i) made a change to a product to incorporate a specific customer requirement or (ii) has created a design to a customer's specific requirements, in either case the customer will indemnify and hold the relevant Densitron entity harmless against any claim that delivery against such requirement breaches any intellectual property or other rights of any 3rd party.

All brands and trademarks are the property of their respective owners and are hereby fully acknowledged.

TFT LCD Module

## **Table of Contents**

1.	GENERA	L DESCRIPTION	4
	1.1	Introduction	. 4
	1.2	Main Features	. 4
2.	MECHAN	VICAL SPECIFICATION	5
	2.1	Mechanical Characteristics	. 5
	2.2	Mechanical Drawing	. 6
3.	ELECTRIC	CAL SPECIFICATION	7
	3.1	Absolute Maximum Ratings	. 7
	3.2	Electrical Characteristics	
	3.3	Interface Pin Assignment	. 8
	3.4	Timing Characteristics	10
4.	OPTICAL	SPECIFICATION	22
5.	LED BAC	KLIGHT SPECIFICATION	
	5.1	LED Backlight Characteristics	25
	5.2	INTERNAL CIRCUIT DIAGRAM	
6.	PACKAG	ING	26
7.	QUALITY	ASSURANCE SPECIFICATION	27
	7.1	Conformity	27
	7.2	Environment Required	27
	7.3	Delivery Assurance	27
	7.4	Dealing with Customer Complaints	33
8.	RELIABIL	ITY SPECIFICATION	34
9.	HANDLIN	NG PRECAUTIONS	35
	9.1	Handling Precautions	35
	9.2	Storage Precautions	36
	9.3	Designing Precautions	36
	9.4	Operation Precautions	37
	9.5	Other Precautions	37

## 1. General Description

### 1.1 Introduction

This is a 8" size colour active matrix TFT LCD module that uses amorphous silicon TFT as a switching device. The display is normally black mode, transmissive, and featuring high contrast and excellent colour saturation. The resolution of the TFT-LCD is 800 x 1280 and can display up to 16.7M colours. The display module supports MIPI interface.

### 1.2 Main Features

Item	Contents		
Display Type	TFT LCD		
Screen Size	8.0" Diagonal		
Display Format	800 x RGB x 1280 Dots		
No. of Colour	16.7M		
Overall Dimensions	114.6 (W) x 184.1 (H) x 2.5 (D) mm		
Active Area	107.64 (W) x 172.224 (H) mm		
Mode	Normally Black / Transmissive / IPS		
Surface Treatment	Anti-Glare (3H)		
Viewing Direction	All round		
Interface	ΜΙΡΙ		
Driver IC	ILI9881C		
Backlight Type	LED, White, 21 chips		
Operating Temperature	-10°C ~ +50°C		
Storage Temperature	-20°C ~ +60°C		
ROHS	Compliant to RoHS 2.0		


## 2. Mechanical Specification

## 2.1 Mechanical Characteristics

Item	Characteristic	Unit
Display Format	800 x RGB x 1280	Dots
Overall Dimensions	114.6 (W) x 184.1 (H) x 2.5 (D)	mm
Active Area	107.64 (W) x 172.224 (H)	mm
Dot Pitch	0.13455 (W) x 0.13455 (H)	mm
Weight	TBD	g
IC Controller/Driver	ILI9881C	

TFT LCD Module

## 2.2 Mechanical Drawing



## 3. Electrical Specification

## 3.1 Absolute Maximum Ratings

#### AGND = GND = 0V, Ta = $25^{\circ}$ C

Item	Symbol	Min	Max	Unit	Note
Power Voltage	VCC_2.8V	2.5	6.0	V	-
	VCC_1.8V	1.75	3.3	V	-
Operating Temperature	T <sub>OP</sub>	-10	50	°C	
Storage Temperature	Т <sub>ST</sub>	-20	60	°C	-

**Note 1:** When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. For normal operations, it is desirable to use this module under the conditions according to Section

3.2 "Electrical Characteristics", to avoid malfunctioning.

**Note 2:** Background colour changes slightly depending on ambient temperature. This phenomenon is reversible. **Note 3:** Please refer to item of RELIABILITY.

## 3.2 Electrical Characteristics

### 3.2.1 Recommended Operating Condition

(AGND = GND = 0V, Ta =  $25^{\circ}C$ )

Item	Symbol	Min	Тур.	Max	Unit	Note
Power Voltage	VCC_2.8V	2.5	2.8	6.0	V	-
	VCC_1.8V	1.75	1.8	3.3	V	-
	VDDI	1.65	2.8	3.3	V	
Input Logic High Voltage	VIH	0.7 IOVCC	-	IOVCC	V	-
Input Logic Low Voltage	VIL	-0.3	-	0.3 IOVCC	V	-

## 3.3 Interface Pin Assignment

### 3.3.1 TFT PIN Define

No.	Symbol	I/O	Function				
1	GND	Р	Ground				
2	MIPI_D2P	I					
3	MIPI_D2N	I	MIPI DSI differential data pair. (Data lane 2)				
4	GND	Р	Ground				
5	MIPI_D1P	I					
6	MIPI_D1N	I	MIPI DSI differential data pair. (Data lane 1)				
7	GND	Р	Ground				
8	MIPI_CLKP	I					
9	MIPI_CLKN	I	MIPI DSI differential clock pair				
10	GND	Р	Ground				
11	MIPI_D0P	I	MIDI DEL differential data pair (Data lang 0)				
12	MIPI_DON	1	MIPI DSI differential data pair. (Data lane 0)				
13	GND	Р	Ground				
14	MIPI_D3P	I	MIDI DCI differential data pain (Data lang 2)				
15	MIPI_D3N	I	MIPI DSI differential data pair. (Data lane 3)				
16	GND	Р	Ground				
17	TP_VCC	Р	TP power voltage				
18	ID0	-	IDO				
19	ID1	-	ID1				
20	ID2	-	ID2				
21	TP_INT	Р	TP external interrupt to the host				


## TFT LCD Module

No.	Symbol	I/O	Function
22	VCC_2V8_LCD	Ρ	Power supply
23	VCC_1V8_LCD	Ρ	Power supply
24	TP_RST	Р	TP reset input pin
25	LCD_RST	Ρ	LCD reset
26	LPTE	0	Tearing Effect pin.
27	TP_SCL	Р	TP clock signal
28	TP_SDA	Ρ	TP data signal
29	VCC_LEDA	Р	LED anode
30	VCC_LEDK	Р	LED cathode
31	Tamper_LCD	-	Tamper_LCD

## 3.4 Timing Characteristics

### 3.4.1 AC Electrical Characteristics

#### High Speed Mode – Clock Channel Timing



#### **DSI Clock Channel Timing**


Signal	Symbol	Parameter	Min	Max	Unit
DSI-CLK+/-	2xUI <sub>INST</sub>	Double UI instantaneous	4	25	ns
DSI-CLK+/-	UI <sub>INSTA</sub> , UI <sub>INSTB</sub>	UI instantaneous Half	2	12.5	ns

**Note 1:** UI=UIINSTA=UIINSTB

Note 2: Define the minimum value of 24 UI per Pixel.

#### Limited Clock Channel Speed

Data type	Two Lanes	Three Lanes	Four Lanes
	speed	speed	speed
Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel	566 Mbps	433 Mbps	366 Mbps
Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel	637 Mbps	487 Mbps	412 Mbps
Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps
Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps




#### High Speed Mode – Data Clock Channel Timing

TFT LCD Module

#### **DSI Data to Clock Channel Timings**

Signal	Symbol	Parameter	Min	Max	Unit
DnP/N, n=0 and 1	t <sub>Ds</sub>	Data to Clock Setup time	0.15xUI	-	-
	t <sub>он</sub>	Clock to Data Hold Time	0.15xUI	-	-



TFT LCD Module

#### Condition Parameter Typ. **Differential Rise Time for Clock** CLKP/N 150 ps 0.3 UI $t_{drtclk}$ -DnP/N Differential Rise Time for Data 150 ps 0.3 UI t \_ n=0 and 1 Differential Fall Time for Clock CLKP/N 150 ps 0.3 UI t DnP/N Differential Fall Time for Data 150 ps 0.3 UI \_ t n=0 and 1


**Note:** The display module has to meet timing requirements, what are defined for the transmitter (MCU) on MIPI D-Phy standard.



#### TFT LCD Module


#### Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the MCU to the Display Module (ILI9881C) are illustrated for reference purposes below.



#### BTA from the MCU to the Display Module

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the Display Module (ILI9881C) to the MCU are illustrated for reference purposes below.



#### BTA from the Display Module to the MCU


### TFT LCD Module

#### Low Power State Period Timings - A

Signal	Symbol	Description		Max	Unit
	т	Length of LP-00, LP-01, LP-10 or LP-11 periods	50	75	ns
DUF/IN	DOP/N T <sub>LPXM</sub>	MCU → Display Module (LI9881C)	50	75	115
	_	Length of LP-00, LP-01, LP-10 or LP-11 periods	50	75	nc
D0P/N	T <sub>lpxd</sub>	Display Module (LI9881C) → MCU	50	75	ns
D0P/N	T <sub>TA-SURED</sub>	Time-out before the Display Module (LI9881C) starts driving	T	2 x T <sub>LPXD</sub>	ns

#### Low Power State Period Timings – B


Signal	Symbol	Description	Time	Unit
D0P/N	T <sub>TA-GETD</sub>	Time to drive LP-00 by Display Module (LI9881C)	5 x T <sub>LPXD</sub>	ns
D0P/N	T <sub>TA-GOD</sub>	Time to drive LP-00 after turnaround request – MCU	4 x T <sub>LPXD</sub>	ns



#### Data Lanes from Low Power Mode to High Speed Mode

TFT LCD Module

Signal	Symbol	Description	Min	Max	Unit
DnP/N, n=0 and 1	$T_{LPX}$	Length of any Low Power State Period	50	-	ns
DnP/N, n=0 and 1	T <sub>HS-PREPARE</sub>	Time to drive LP-00 to prepare for HS Transmission	40+4xUI	85+6xUI	ns
DnP/N, n=0 and 1	T <sub>hs-term-en</sub>	Time to enable Data Lane Receiver line termination measured from when Dn crosses VILMAX	-	35+4xUI	ns



#### Data Lanes from High Speed Mode to Low Power Mode

TFT LCD Module


n = 0, 1, 2, 3

If the last load bit is HS-1, the transmitter changes from HS-1 to HS-0.

If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.

Signal	Symbol	Description	Min	Max	Unit
DnP/N, n=0 and 1	T <sub>hs-skip</sub>	Time-Out at Display Module (LI9881C) to ignore transition period of EoT	40	55+4xUI	ns
DnP/N, n=0 and 1	T <sub>HS-EXIT</sub>	Time to driver LP-11 after HS burst	100	-	ns

#### Termination Resistor is enable CLKP -----Termination Resistor is disable TCLK-TERM-EN CLKN -VILLPRX(Max) CLKP CLKN T<sub>CLK-PRE</sub> TCLK-POST TCLK-TRAIL TLPX TCLK-ZERO THS-EXIT TCLK-PREPARE HS-0 HS-0 LP-11 LP-01 LP-00 HS-0 HS-0/1 or HS-1 VILLPRX(Max) DnP DnN n = 0, 1, 2, 3 LP-11 LP-01



TFT LCD Module

Signal	Symbol	Description	Min	Max	Unit
CLKP/N	T <sub>clk-post</sub>	Time that the MCU shall continue sending HS clock after the test associated to LP mode.	60+52xUI	-	ns
CLKP/N	T <sub>clk-trail</sub>	Time to drive HS differential state after last payload clock bit of a HS transmission burst		-	ns
CLKP/N	T <sub>HS-EXIT</sub>	Time to drive LP-11 after HS burst	100	-	ns
CLKP/N	T <sub>CLK-PREPARE</sub>	Time to drive LP-10 to prepare for HS termination	38	95	ns
CLKP/N	T <sub>clk-term-en</sub>	Time-out at Clock Lane to enable HS termination	-	38	ns
CLKP/N	T <sub>clk-prepare</sub> + T <sub>clk-zero</sub>	Minimum lead HS-0 drive period before starting Clock	300	-	ns
CLKP/N	T <sub>clk-pre</sub>	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8xUI	-	ns


### 3.4.2 DC Electrical Characteristics

Item	Symbol	Condition	Min	Тур.	Max	Unit
Analog Power Supply Voltage	VCI	Operating Voltage	2.5	2.8	6.0	V
Digital Power Supply Voltage	VDDI	Operating Voltage	1.65	1.8	3.3	V
Angles Davies Complexitette as		Noise Range, 0 to 100MHz, Sinusoidal Wave (peak-to-peak)	-	-	100	mV
Analog Power Supply Voltage Noise	V <sub>VCI_NOISE</sub>	Noise Range, 0 to 30KHz, Pulse Wave with Duty Cycle (50%/50%)	-	-	500	mV
Digital Power Supply Voltage Noise	V <sub>VDDI_NOISE</sub>	Noise Range, 0 to 100MHz, Sinusoidal Wave (peak-to-peak)	-	-	100	mV

**Note 1:** Ta=-30°C to 70°C (to +85°C no damage)

**Note 2:** These values are not symmetric amplitude, which center points are VDDI or VCI. See examples, when VVCI\_NOISE and VVDDI\_NOISE are maximums, as reference purposes below.

#### Noise on Power Supply Lines



#### DC Characteristics for DSI LP Mode

DC levels of the LP-00, LP-01, LP-10and LP-11 are defined in the table below:

DC Characteristics for the DSI LP mode when LP-RX, LP-CD or LP-TX is mentioned in the condition column. Other logical levels in the table are for MCU interface.

Item	Symbol	Condition	Min	Тур.	Max	Unit	Note
Logic 1 input voltage	Vihlpcd	LP-CD	450	-	1350	mV	3
Logic 0 input voltage	VILLPCD	LP-CD	0.0	-	200	mV	3
Logic 1 input voltage	VIHLPRX	LP-RX (CLK, D0, D1, D2, D3)	880	-	1350	mV	3
Logic 0 input voltage	VILLPRX	LP-RX (CLK, D0, D1, D2, D3)	0.0	-	550	mV	3
Logic 0 input voltage	Villprxulp	LP-RX (CLK ULP Mode)	0.0	-	300	mV	3
Logic 1 output current	Vohlptx	LP-TX (D0)	1.1	-	1.3	V	3
Logic 0 output current	VOLLPTX	LP-TX (D0)	-50	-	50	mV	3
Logic 1 Input Current	Ін	LP-CD, LP-RX	-	-	10	uA	3
Logic 0 Input Current	lιL	LP-CD, LP-RX	-10	-	-	uA	3

**Note 1:** Ta=-30 $^{\circ}$ C to 70 $^{\circ}$ C (to +85 $^{\circ}$ C no damage)

Note 2: DSI High Speed mode is off

### TFT LCD Module

#### DC Characteristics for DSI HS Mode

Item	Symbol	Condition	Min	Тур.	Max	Unit	Note
Input Common Mode Voltage for Clock	VCMCLK	CLKP/N	70	-	330	mV	2,3
Input Common Mode Voltage for Data	Vcmdata	DnP/N	70	-	330	mV	2, 3, 5
Common Mode Ripple for Clock Equal or Less than 450MHz	Vcmrclkl450	CLKP/N	-50	-	50	mV	4
Common Mode Ripple for Data Equal or Less than 450 MHz	VCMRDATAL450	DnP/N	-50	-	50	mV	4, 5
Common Mode Ripple for Clock More than 450 MHz (peak sine wave)	Vcmrclkm450	CLKP/N	-	-	100	mV	-
Common Mode Ripple for Data More than 450 MHz (peak sine wave)	Vcmrdatam450	DnP/N	-	-	100	mV	5
Differential Input Low Level Threshold Voltage for Clock	VTHLCLK-	CLKP/N	-70	-	-	mV	-
Differential Input Low Level Threshold Voltage for Data	Vthldata+	DnP/N	-70	-	-	mV	5
Differential Input High Level Threshold Voltage for Clock	Vthhclk+	CLKP/N	-	-	70	mV	-
Differential Input High Level Threshold Voltage for Data	Vthhdata+	DnP/N	-	-	70	mV	5
Single-ended Input Low Voltage	VILHS	CLKP/N, DnP/N	-40	-	-	mV	3, 5
Single-ended Input High Voltage	Vіннs	CLKP/N, DnP/N	-	-	460	mV	3, 5
Differential Termination Resistor	R <sub>TERM</sub>	CLKP/N, DnP/N	80	100	125	Ω	5
Single-ended Threshold Voltage for Termination Enable	Vterm-en	CLKP/N, DnP/N	-	-	450	mV	5
Termination Capacitor	Cterm	CLKP/N, DnP/N	-	-	60	pF	5, 6

Note 1: Ta =  $-30^{\circ}$ C to  $70^{\circ}$ C (to  $+85^{\circ}$ C no damage), VCI = 2.5V to 6.0V, VDDI = 1.65 to 3.3V

Note 2: Includes 50mV (-50mV to 50mV) ground difference.

Note 3: Without VCMRCLKM450/VCMRDATAM450.

Note 4: Without 50mV (-50mV to 50mV) ground difference.


Note 5: n = 0 and 1.

**Note 6:** For higher bit rates a 14pF capacitor will be needed to meet the common-mode return loss specification.

TFT LCD Module

### 3.4.3 Power On/Off Sequence

#### Power Mode 3



Item	Symbol	Min	Тур.	Max	Unit
VDDI Rise time	T <sub>V</sub> ddi_rise	200	-	-	μs
VCI Rise time	Tvci_rise	200	-	-	μs
VDDI/VCI on to Reset high	Tps_res	5	-	-	Ms
Reset low pulse time	T <sub>RES_PULSE</sub>	10	-	-	μs
Reset to first command	T <sub>FS_CMD</sub>	10	-	-	ms

## 4. Optical Specification

## 4.1 Optical Characteristics

Chara	cteristics	Symbol	Conditions	Min	Тур.	Max	Unit	Note
Contra	ast Ratio	CR	$\theta = 0^{\circ}$	900	1200	-	-	1, 3
Respo	nse time	TR + TF	Normal viewing angle	-	-	35	ms	1, 4
	Left	θx-		-	80	-		
Viewing Angle	Right	θ <sub>x</sub> +		-	80	-		
Viewing	Up	θγ+	CR>10	-	80	-	deg	2
	Down	θγ-		-	80	-		
	Red	Rx		0.591	0.621	0.651		
	Reu	Ry		0.332	0.362	0.392		
ticity	Green	Gx		0.285	0.315	0.345		
romat	Green	Gy	$\theta = 0^{\circ}$	0.575	0.605	0.635		1, 5
Colour Chromaticity	Dive	Bx	Normal viewing angle	0.124	0.154	0.184	_	
Color	Blue O	Ву		0.060	0.090	0.120		
	\A/b:+-	Wx		0.259	0.289	0.319		
	White	Wy		0.283	0.313	0.343		
Lum	inance	Lv	I <sub>F</sub> = 60mA	-	340	-	cd/m²	5

Conditions:

1. If=60mA(Backlight current), VCC\_2.8V = 2.8V, the ambient temperature is  $25^{\circ}$ C.

2. The test systems refer to Note 2.

## TFT LCD Module

Note	ltem	Test method
1	Definition of optical measurement system	The optical characteristics should be measured in dark room. After 5Minutes operation, the optical properties are measured at the center point of the LCD screen. ALL input terminals LCD panel must be ground when measuring the center area of the panel. $\underbrace{venter}_{\texttt{venter}} \underbrace{venter}_{\texttt{venter}} \underbrace{venter}}_{\texttt{venter}} \underbrace{venter}_{\texttt{venter}} \underbrace{venter}_{\texttt{venter}} \underbrace{venter}_{\texttt{venter}} \underbrace{venter}_{\texttt{venter}} \underbrace{venter}_{\texttt{venter}} \underbrace{venter}_{\texttt{venter}} \underbrace{venter}}_{\texttt{venter}} \underbrace{venter}_{\texttt{venter}} \underbrace{venter}_{\texttt{venter}} \underbrace{venter}_{\texttt{venter}} \underbrace{venter}_{$
2	Definition of Viewing Angle (θx, θy)	Viewing angle is measured at the center point of the LCD by CONOSCOPE (DMS703) Normal $\theta x = \theta y = 0^{\circ}$ $\theta x - = 90^{\circ}$ $\theta x - = 90^{\circ}$
3	Definition of Contrast Ratio (CR)	$\label{eq:White state: The state is that the LCD should drive by Vwhite.} \\ Contrast ratio(CR) = \frac{Luminance measured when LCD is on the "White" state}{Luminance measured when LCD is on the "Black" state} \\ \\ Black state: The state is that the LCD should drive by Vblack. \\ \\ Vwhite: To be determined Vblack: To be determined \\ \\ \end{aligned}$
4	Definition of Response Time (T <sub>R</sub> , T <sub>F</sub> )	The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time (TON) is the time between photo detector output intensity changed from 90% to 10%. And fall time (T <sub>OFF</sub> )is the time between photo detector output intensity changed from 10% to90%.

## TFT LCD Module

Note	ltem	Test method
		Display data Display data Displa
5	Definition of color chromaticity (CIE1931)	Color coordinates measured at center point of LCD.
6	Definition of Luminance Uniformity	Active area is divided into 9 measuring areas(Refer Fig.2).Every measuring point is placed at the center of each measuring area. Luminance Uniformity (U)=Lmin/Lmax L-Active area length W-Active area width
		L min: The measured Minimum luminance of all measurement position.
7	Definition of luminance	Measure the luminance of white state at center point.

## 5. LED Backlight Specification

## 5.1 LED Backlight Characteristics


#### **Ta = 25°**C

Item	Symbol	Condition	Min	Тур.	Max	Unit	Note
Forward Voltage	Vf	-	-	22.4	-	V	-
Forward Current	lf	-	-	60	-	mA	-
Operating Lifetime	-	-	30000	-	-	Hours	1, 2

Note 1: Ta means ambient temperature of TFT-LCD module.


- **Note 2:** If the module is driven by high current or at high ambient temperature & humidity condition. The operating life will be reduced.
- Note 3: Operating life means brightness goes down to 50% initial brightness. Minimum operating life time is estimated data.

### 5.2 INTERNAL CIRCUIT DIAGRAM



Vf=22.4V (typ.) @ If=60mA

## 6. Packaging



TFT LCD Module

## 7. Quality Assurance Specification


## 7.1 Conformity

The performance, function and reliability of the shipped products conform to the Product Specification.

### 7.2 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature:	25 ± 5°C
Humidity:	65% ± 5% RH
Viewing Angle:	Normal Viewing Angle
Illumination:	under 40W fluorescent light
Viewing distance:	35 $\pm$ 5cm
Finger glove (or finger cover) must be worn by the inspector.	
Inspection table or jig must be anti-electrostatic.	




### 7.3 Delivery Assurance

#### 7.3.1 Delivery Inspection Standards

Class II, Normal Inspection, MIL-STD-105E

### 7.3.2 Zone Definition



Zone A: Effective Viewing Area (Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A + Zone B) Area which cannot be seen after assembly by customer.

Zone D: IC Bonding Area

**Note:** Generally, visual defects in Zone C can be ignored when it doesn't affect product function or appearance after assembly by customer

### 7.3.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major (MA)	0.65	<ol> <li>Liquid crystal leakage</li> <li>Wrong polarizer</li> <li>Outside dimension</li> <li>Bright dot, dark dot</li> <li>Display abnormal</li> <li>Class crack</li> </ol>
Minor (MI)	1.0	<ol> <li>Spot Defect (Including black spot, white spot, pinhole, foreign particle, bubbles, hurt)</li> <li>Fragment</li> <li>Line Defect (Including black line, white line, scratch)</li> <li>Incision defect</li> <li>Newton's ring</li> <li>Other visual defects</li> </ol>

### 7.3.4 Criteria & Classification

### 7.3.4.1 Bright/ Dark Dots Explain

Name	Explain	Definition
	Dots bright and unchanged in size in which LCD panel is displaying black pattern	
Bright dot	Bright Dot	The definition of dot: The size of a defective dot over 1/2 of single pixel dot is regarded as one
Dark Dot	Dots appear dark and unchanged in size in which LCD panel is displaying pure red, green, blue pattern	defective dot. Note: One pixel consists of 3 sub pixels, including R, G, and B dot (Sub-pixel=Dot)
Accidented Dot	Adjacent two sub-pixel are defect (define two dot defect)	

## 7.3.4.2 Inspection Standard

Class	Item	Criteria
		1) LCD≤4.3"
		Bright dot: N≤2, Dark dot: N≤3, Total: N≤4
		2) 4.3" < LCD < 7"
		Bright dot: N≤3, Dark dot: N≤4, Total: N≤6
		3) 7"≤LCD≤12"
Major	Bright / Dark Dot	Bright dot: N≤4, Dark dot: N≤5, Total: N≤8
		4) LCD > 12"
		Bright dot: N≤5, Dark dot: N≤6, Total: N≤10
		The distance between the two defect dots shall be greater than 5mm
		The distance between two defect dots above 7 inches shall be more than 10 mm
		Note: Adjacent dot defect N≤0
		Round type: as per following drawing, $\emptyset = (X+Y)/2$
		1) LCD≤4.3"
		D≤0.15, Ignore
		0.15 < D≤0.3, N≤3
	Spot Defects	0.3 <d, n="0&lt;/td"></d,>
	(Black spot,	2) 4.3" < LCD < 7"
	white spot,	D≤0.2, Ignore
Minor	Pinhole, foreign	0.2 < D≤0.5, N≤4
	matter, dent,	0.5 < D, N=0
	backlight foreign	3) 7"≤LCD≤12"
	matter )	D≤0.2, Ignore
		0.2 < D≤0.5, N≤5
		0.5 <d, n="0&lt;/td"></d,>
		4) LCD > 12"
		D≤0.2, Ignore
		0.2 < D≤0.5, N≤6
		0.5 <d, n="0&lt;/td"></d,>
Minor	Bubble	1) LCD≤4.3"
WIIIIUI	Бирріе	D≤0.2, Ignore

## TFT LCD Module

Class	ltem	Criteria
		0.2 < D≤0.5, N≤3
		0.5 <d, n="0&lt;/td"></d,>
		2) 4.3" < LCD < 7"
		D≤0.2, Ignore
		0.2 < D≤0.5, N≤4
		0.5 <d, n="0&lt;/td"></d,>
		3) 7"≤LCD≤12"
		D≤0.2, Ignore
		0.2 < D≤0.5, N≤5
		0.5 < D, N=0
		4) LCD > 12"
		D≤0.2, Ignore
		0.2 < D≤0.5, N≤6
		0.5 < D, N=0
		Line type: as per following drawing
		1) LCD≤4.3"
		W≤0.03, Ignore
		0.03 < W≤0.06, L≤5, N≤3
		W>0.06, L>5, N=0
	Line Defect	2) 4.3" < LCD < 7"
Minor	(Black/white line,	W≤0.03, Ignore
	backlight foreign	0.03 < W≤0.1, L≤5, N≤4
	matter)	W>0.1, L>5, N=0
		3) 7"≤LCD≤12"
		W≤0.03, Ignore
		0.03 < W≤0.1, L≤5, N≤5
		W>0.1, L>5, N=0
		4) LCD > 12"
		W≤0.03, Ignore
		0.03 < W≤0.1, L≤5, N≤6
		W>0.1, L>5, N=0

## TFT LCD Module

Class	ltem		Criteria
Minor	Scratch	1) $LCD \le 4.3"$ $W \le 0.03$ , Ignore $0.03 < W \le 0.2$ , $1.0 < L \le 5.0$ , $N \le 3$ W > 0.2, $L > 5$ $N=02) 4.3" < LCD < 7"W \le 0.03, Ignore0.03 < W \le 0.2, 1.0 < L \le 5.0, N \le 4W > 0.2$ , $L > 5$ , $N=03) 7" \le LCD \le 12"W \le 0.03, Ignore0.03 < W \le 0.2, 1.0 < L \le 5.0, N \le 5W > 0.2$ , $L > 5$ , $N=04) LCD > 12"W \le 0.03, Ignore0.03 < W \le 0.2, 1.0 < L \le 5.0, N \le 6W > 0.2$ , $L > 5$ , $N=0$	
Major	Display Abnormal Outside	Not allowed Accord with drawing	
Major Major	Dimension Glass Crack	Not allowed	
Major	Leak	Not allowed	
Minor	Corner and Side Fragment	X Y Y Z	<ol> <li>Comer fragment: X, Y≤1mm Z≤T/2: allowed</li> <li>Side fragment: X≤2.0mm Y≤1mm Z≤T/2: allowed</li> </ol>
Major	Crack	<b>*</b>	NG

## 7.4 Dealing with Customer Complaints

#### 7.4.1 Non-conforming Analysis

Purchaser should supply Densitron with detailed data of non-conforming sample.

After accepting it, Densitron should complete the analysis in two weeks from receiving the sample.

If the analysis cannot be completed on time, Densitron must inform the purchaser.

### 7.4.2 Handling of Non-conforming Displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of non-conforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.

## 8. Reliability Specification

## 8.1 Reliability Tests

60±2°C/240 hours -20±2°C/240 hours 50±2°C/240 hours	-	
50±2°C/240 hours	_	
-10±2℃/240 hours		
-20°C ~ 25°C ~60°C × 10cycles (30min.) (5min.) (30min.)	Inspection after 2~4hours storage	
40°C±5°C×90%RH/240 hours	at room temperature, the sample shall be free from defects:	
Frequency : 10Hz~55Hz~10Hz Amplitude: 1.5mm, X, Y, Z direction for total 3hours (Packing condition)	<ol> <li>1.Air bubble in the LCD;</li> <li>2.Sealleak;</li> <li>3.Non-display;</li> <li>4.Missing segments;</li> <li>5.Glass crack;</li> <li>6.Current ldd is twice higher than initial value.</li> </ol>	
Drop to the ground from 1m height, one time, every side of carton. (Packing condition)		
Voltage: ±8KV R: 330Ω C: 150pF Air discharge, 10time Voltage: ±6KV R: 330Ω C: 150pF	-	
	(30min.) (5min.) (30min.) 40°C±5°C×90%RH/240 hours Frequency : 10Hz~55Hz~10Hz Amplitude: 1.5mm, X, Y, Z direction for total 3hours (Packing condition) Drop to the ground from 1m height, one time, every side of carton. (Packing condition) Voltage: ±8KV R: 330Ω C: 150pF Air discharge, 10time Voltage: ±6KV	

Note 1: The test samples should be applied to only one test item.

Note 2: Sample size for each test item is 5~10pcs.

**Note 3:** For Damp Proof Test, Pure water(Resistance  $> 10M\Omega$ ) should be used.

**Note 4:** In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judge as a good part.

**Note 5:** Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.

**Note 6:** Please use automatic switch menu (or roll menu) testing mode when test operating mode.


### 8.1.1 Inspection Check Standard

After the completion of the described reliability test, the samples are to be left at room temperature for 4 hrs prior to conducting the inspection check at  $25\pm5$  °C,  $65\pm5\%$  RH.

## 9. Handling Precautions

### 9.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water
- 4) If pressure is applied to the display surface or its neighbourhood of the display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 5) The polarizer covering the surface of the display module is soft and easily scratched. Please be careful when handling the display module.
- 6) When the surface of the polarizer of the display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
  - a. Scotch Mending Tape No. 810 or an equivalent
  - b. Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.
  - c. Also, pay attention that the following liquid and solvent may spoil the polarizer:
    - Water
    - Ketone
    - Aromatic Solvents
- 7) Hold the display module very carefully when placing it into the system housing. Do not apply excessive stress or pressure to display module. And, do not over bend the film with electrode pattern layouts. These stresses will



influence the display performance. Also, secure sufficient rigidity for the outer cases.

- 8) Do not apply stress to the LSI chips and the surrounding molded sections.
- 9) Do not disassemble nor modify the display module.
- 10) Do not apply input signals while the logic power is off.
- 11) Pay sufficient attention to the working environments when handing display modules to prevent occurrence of element breakage accidents by static electricity.

- a. Be sure to make human body grounding when handling display modules.
- b. Be sure to ground tools to use or assembly such as soldering irons.
- c. To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
- d. Protective film is being applied to the surface of the display panel of the display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 12) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. If the display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 13) If electric current is applied when the display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

### 9.2 Storage Precautions

- 1) When storing display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Densitron) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the display module, when the display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

#### 9.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighbouring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the display module, fasten the external plastic housing section.
- 7) If power supply to the display module is forcibly shut down by such errors as taking out the main battery while the display panel is in operation, we cannot guarantee the quality of this display module.

### 9.4 Operation Precautions

- 1) It is indispensable to drive the display within the specified voltage limit since excessive voltage shortens its life.
- 2) Direct current causes an electrochemical reaction with remarkable deterioration of the display quality. Give careful consideration to prevent direct current during ON/OFF timing and during operation.
- 3) Response time is extremely delayed at temperatures lower than the operating temperature range while, at high temperatures, displays become dark. However, this phenomenon is reversible and does not mean a malfunction or a display that has been permanently damaged.
- 4) To protect display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the display modules.
  - a. Pins and electrodes
  - b. Pattern layouts such as the FPC
- 5) When the driver is being exposed (COG), semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if the driver is exposed to light, malfunctioning may occur.
  - a. Design the product and installation method so that the driver may be shielded from light in actual usage.
  - b. Design the product and installation method so that the driver may be shielded from light during the inspection processes.
- 6) Although the display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 7) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

## 9.5 Other Precautions

1) Request the qualified companies to handle industrial wastes when disposing of the display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.