



Amendment history of SSD1325 Specification

Revision	Description of any change	Issued	Effective
0.10 A5MA1 16-JUL-03	PRELIMINARY EDITION Approver list: Product Marketing-Raymond Ho Design Engineering-Ricky Ng Product Engineering-Bryan Ma Quality & Manufacturing-Frank Leung	Jeffrey Young	23-Jul-03
0.20 A5MA3 20-Oct-03	Remove programmable feature for VSL in page 1 Revised display offset description Remove VSL command and command description Remove confidential watermark Revise ordering information page Add SSD1325UR1 and SSD1325T3R1 package information Approver list: Product Marketing-Raymond Ho Design Engineering-Ricky Ng Product Engineering-Bryan Ma Quality & Manufacturing-Frank Leung	Jeffrey Young	30-Oct-03
1.0 A7MB1 12-Jul-04	Release Advance info Copy from SSD0323_v1.1 spec Remove VSL commend in commend table Add T3R1 and UR1 info Revise T3 & U cut line tolerance Approver list: Product Marketing-Raymond Ho Design Engineering-Ricky Ng Product Engineering-Jeffrey Young Quality & Manufacturing-Frank Leung	Jack Tsang	11-Aug-04
1.1 A7MB1 15-Dec-04	Add U2 info Approver list: Product Marketing-Raymond Ho Design Engineering-Ricky Ng Product Engineering-Jeffrey Young Quality & Manufacturing-Frank Leung	Jack Tsang	03-Jan-05
1.2 A7MB1 30-Aug-05	Add T1 and T6 info Approver list: Product Marketing-Raymond Ho Design Engineering-Ricky Ng Product Engineering-Jeffrey Young Quality & Manufacturing-Frank Leung	Jack Tsang	03-Oct-05
1.3 A7MB2 01-Feb-06	1. Added application example for SSD1325T1R1 2. Revised command B1h, B3h, BCh, BEh 3. Removed command CFh 4. Revised command descriptions: "Set Row Period" and "Set Display Clock Divide Ratio" 5. Revised Table 25 SSD1325U2 pin assignment 6. Revised V _{COMH} part in Table 16 Maximum ratings 7. Added V _{COMH} part in Table 17 DC Characteristics	Ada Ng	06-Feb-06

Revision	Description of any change	Issued	Effective
	<p>8. Corrected the SCLK(D₀) waveform in Figure 11 Serial Interface Characteristic:</p> <p>Original:</p>  <p>Now:</p>  <p>Approver list: Product Marketing-Raymond Ho Design Engineering-Ricky Ng Product Engineering-Jeffrey Young Quality & Manufacturing-Frank Leung</p>		
1.4 A7MB2 22-Aug-06	<ol style="list-style-type: none"> Add Graphic Acceleration Commands : <ul style="list-style-type: none"> 23h Graphic Command Options 24h Graphic Command : Draw Rectangle 25h Graphic Command : Copy Rectangle 26h Graphic Command : Horizontal Scroll 2Eh Graphic Command : stop moving 2Fh Graphic Command : start moving Revise AEh, AFh, B8h in command table Correct pin 31 of SSD1325T1R1 from VSL to NC Remove VSL pin in SSD1325T1R1 application diag Revise SSD1325 die drawing and pad coordinate Replace POR by Reset Revise Maximum rating Add a note on capacitor value on application example Add a note about Fosc under Table 18 Add a note in B1 command (0 DCLK is invalid in Phase 1&2) Revise D/C#, CL pin description Revise MCU interface Revise Dev value (Overall pin to pin) in Table 23 - DC Characteristics (Changes for removing external V_{COMH}) Revise Block Diagram (V_{COMH} is pointing out) Revise V_{COMH} pin description Update command ADh (No external V_{COMH} option) Update command BEh Set V_{COMH} voltage (removed set V_{COMH} to 1*V_{ref}) No V_{COMH} info in table 16 Maximum ratings No V_{COMH} info in Table 17 DC Characteristics Remove the “pointing-inside arrow” of V_{COMH} pin in Application Example. Remove VIH and VIL test condition in Table 17- DC Characteristic <p>Approver list: Product Marketing-Raymond Ho Design Engineering-Ricky Ng Product Engineering-Jeffrey Young Quality & Manufacturing-Daniel Ho</p>	Ada Ng	04-Sep-06
1.5 A7MB2 27-Sep-06	<ol style="list-style-type: none"> Add power on OFF sequence (reference:SSD1303 rev2.4) Add RESET timing in Table 24 AC Characteristics (reference: SSD1303 rev2.4) <p>Approver list: Product Marketing-Jack Tsang Design Engineering-Ricky Ng Product Engineering-Jeffrey Young Quality & Manufacturing-Daniel Ho</p>	Ada Ng	05-Oct-06
1.6 A7MB2 18-Oct-06	<ol style="list-style-type: none"> Revise hex code of AEh in command table Revise Figure 1 – Segment current vs Contrast setting Revise command description of Set Contrast Control Register <p>Approver list: Product Marketing-Jack Tsang</p>	Ada Ng	24-Oct-06

Revision	Description of any change	Issued	Effective
	Design Engineering-Ricky Ng Product Engineering-Jeffrey Young Quality & Manufacturing-Daniel Ho		
1.7 A7MB2 26-Jul-07	1) Add commands B0h and B4h (source: SSD0323 rev1.6) 2) The title of "Set DC-DC Converter" description is changed to "Set Master Configuration" on page 32 3) Add note in ADh Set Master Configuration command table Approver list: Product Marketing-Bryan Ma Design Engineering-Ricky Ng Product Engineering-Johnkid Lo Quality & Manufacturing-Daniel Ho Test/TPE Engineering – Stephen Leung	Ada Ng	03-Jul-07
1.8 A7MB2 06-Aug-07	1. Revise pin description of VSL and VSLCAP pin 2. Move SSD1325UR1, SSD1325T3R1, SSD1325U2 and SSD1325T1R1 dwg to appendix 3. Revise application example from SSD1325T1R1 to SSD1325T6R1 4. Add light sensitivity command under Table 22- Maximum Ratings 5. Add commands BFh in command table, VSL pin description & application example Approver list: Product Marketing-Bryan Ma Design Engineering-Ricky Ng Product Engineering-Johnkid Lo Quality & Manufacturing-Daniel Ho Test/TPE Engineering – Stephen Leung	Ada Ng	08-Aug-07
1.9 A7MB2 16-Oct-07	1. Add a Remark column in the Ordering Information table 2. Remove the internal DC-DC block from the SSD1325 Block Diagram 3. Amend the die size 4. Update the Pin Description table, add pin descriptions for FR and DOF# 5. Remove the internal DC-DC voltage converter and its corresponding information from Advance Info to Appendix 6. Add details on section 8.2 (Segment drivers / Common drivers) 7. Add details on section 8.6 (Current Control and Voltage Control) 8. Revise the Command Table (ADh, ...) 9. Revise sections 10.1.6 (Set Display Start Line (A1h)) & 10.1.7 (Set Display Offset (A2h)) by adding examples 10. Revise section 10.1.10 (Set Master Configuration (ADh)) 11. Add Remark on section 15.1 SSD1325Z Die Tray Information 12. Add SSD1325T2R1 dwg and corresponding information to appendix 13. Add application example of SSD1325Z SPI serial interface 14. Revise the adjacent pin uniformity limit to +/-1.5% 15. Revise the typo errors 16. Update the datasheet format for standardization Approver list: Product Marketing-Bryan Ma Design Engineering-Ricky Ng Product Engineering-Johnkid Lo Quality & Manufacturing-Daniel Ho Test/TPE Engineering – Stephen Leung	Ada Ng	16-Oct-07

Revision	Description of any change	Issued	Effective
2.0 A7MB2 12-Dec-07	1. Amend the die size 2. Revise the die tray information Approver list: Product Marketing-Bryan Ma Design Engineering-Ricky Ng Product Engineering-Johnkid Lo Quality & Manufacturing-Daniel Ho Test/TPE Engineering – Stephen Leung	Ada Ng	19-Dec-07
2.1 A7MB2 13-May-08	1. Revise default value in BCh & BEh command table 2. Remove below figures: Figure 30 : V_{COMH} Vs Bit Value Figure 31 : V_p Vs Bit Value 2. Add and Revise Power ON OFF sequence notes (2~5) Approver list: Product Marketing-Raymond Ho Design Engineering-Ricky Ng Product Engineering-Johnkid Lo Quality & Manufacturing-Daniel Ho Test/TPE Engineering – Stephen Leung	Ada Ng	15-May-08

SSD1325

Advance Information

**128 x 80, 16 Gray Scale Dot Matrix
OLED/PLED Segment/Common Driver with Controller**

This document contains information on a new product. Specifications and information herein are subject to change without notice.

<http://www.solomon-systech.com>

SSD1325

Rev 2.1

P 1/61

May 2008

Copyright © 2008 Solomon Systech Limited



**SOLOMON
SYSTECH**

TABLE OF CONTENTS

1	GENERAL DESCRIPTION	6
2	FEATURES	6
3	ORDERING INFORMATION	6
4	BLOCK DIAGRAM	7
5	DIE PAD FLOOR PLAN	8
6	PIN ARRANGEMENT	11
7	PIN DESCRIPTION	13
8	FUNCTIONAL BLOCK DESCRIPTIONS	16
8.1	MPU INTERFACE SELECTION	16
8.1.1	MPU Parallel 6800-series Interface.....	16
8.1.2	MPU Parallel 8080-series Interface.....	17
8.1.3	MPU Serial Interface.....	19
8.2	SEGMENT DRIVERS/COMMON DRIVERS.....	20
8.3	OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR.....	23
8.4	COMMAND DECODER AND COMMAND INTERFACE.....	23
8.5	RESET CIRCUIT	24
8.6	CURRENT CONTROL AND VOLTAGE CONTROL	24
8.7	GRAPHIC DISPLAY DATA RAM (GDDRAM).....	24
8.8	GRAY SCALE DECODER.....	27
8.9	POWER ON AND OFF SEQUENCE.....	29
9	COMMAND TABLE	30
9.1	Data Read / Write	35
10	COMMAND DESCRIPTIONS	36
10.1	FUNDAMENTAL COMMAND DESCRIPTION	36
10.1.1	Set Column Address (15h).....	36
10.1.2	Set Row Address (75h).....	36
10.1.3	Set Contrast Current (81h)	37
10.1.4	Set Current Range (84h, 85h, 87h).....	37
10.1.5	Set Re-map (A0h).....	37
10.1.6	Set Display Start Line (A1h)	40
10.1.7	Set Display Offset (A2h).....	41
10.1.8	Set Display Mode (A4h ~ A7h).....	42
10.1.9	Set Multiplex Ratio (A8h).....	43
10.1.10	Set Master Configuration (ADh).....	43
10.1.11	Set Display ON/OFF (AEh / AFh)	43
10.1.12	Set V _{COMH} Voltage (BEh).....	43
10.1.13	Set Precharge Voltage (BCh).....	44
10.1.14	Set Phase Length (B1h).....	44
10.1.15	Set Row Period (B2h).....	44
10.1.16	Set Display Clock Divide Ratio (B3h).....	44
10.1.17	Set Gray Scale Table.....	44
10.1.18	NOP (E3h)	45
10.1.19	Status register Read.....	45
10.2	GRAPHIC ACCELERATION COMMAND SET DESCRIPTION	46
10.2.1	Graphic Acceleration Command Options (23h)	46
10.2.2	Draw Rectangle (24h).....	46
10.2.3	Copy (25h).....	47
10.2.4	Horizontal Scroll (26h).....	47

10.2.5	Stop Moving (2Eh)	48
10.2.6	Start Moving (2Fh)	48
11	MAXIMUM RATINGS	49
12	DC CHARACTERISTICS	50
13	AC CHARACTERISTICS	51
14	APPLICATION EXAMPLES	55
15	PACKAGE INFORMATION	57
15.1	SSD1325Z DIE TRAY INFORMATION	57
15.2	SSD1325T6R1 DETAIL DIMENSION	59

LIST OF FIGURES

FIGURE 1 : SSD1325 BLOCK DIAGRAM	7
FIGURE 2 : SSD1325Z DIE DRAWING	8
FIGURE 3 : SSD1325Z ALIGNMENT MARK DIMENSIONS	9
FIGURE 4 : SSD1325T6R1 PIN ASSIGNMENT	11
FIGURE 5 : DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	17
FIGURE 6 : EXAMPLE OF WRITE PROCEDURE IN 8080 PARALLEL INTERFACE MODE	17
FIGURE 7 : EXAMPLE OF READ PROCEDURE IN 8080 PARALLEL INTERFACE MODE	17
FIGURE 8 : DISPLAY DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	18
FIGURE 9 : DISPLAY DATA WRITE PROCEDURE IN SPI MODE	19
FIGURE 10 : SEGMENT AND COMMON DRIVER BLOCK DIAGRAM	20
FIGURE 11 : SEGMENT AND COMMON DRIVER SIGNAL WAVEFORM	21
FIGURE 12 : GRAY SCALE CONTROL BY PWM IN SEGMENT	22
FIGURE 13 : OSCILLATOR CIRCUIT	23
FIGURE 14 : I _{REF} CURRENT SETTING BY RESISTOR VALUE	24
FIGURE 15 : GRAY SCALE PULSE WIDTH SET DIAGRAM	28
FIGURE 16 : THE POWER ON SEQUENCE	29
FIGURE 17 : THE POWER OFF SEQUENCE	29
FIGURE 18 : EXAMPLE OF COLUMN AND ROW ADDRESS POINTER MOVEMENT	36
FIGURE 19 : SEGMENT CURRENT VS CONTRAST SETTING	37
FIGURE 20 : ADDRESS POINTER MOVEMENT OF HORIZONTAL ADDRESS INCREMENT MODE	38
FIGURE 21 : ADDRESS POINTER MOVEMENT OF VERTICAL ADDRESS INCREMENT MODE	38
FIGURE 22 : OUTPUT PIN ASSIGNMENT WHEN COMMAND A0H BIT A[6]=0	39
FIGURE 23 : OUTPUT PIN ASSIGNMENT WHEN COMMAND A0H BIT A[6]=1	39
FIGURE 24 : EXAMPLE OF SET DISPLAY START LINE WITH NO REMAPPING	40
FIGURE 25 : EXAMPLE OF SET DISPLAY OFFSET WITH NO REMAPPING	41
FIGURE 26 : EXAMPLE OF NORMAL DISPLAY	42
FIGURE 27 : EXAMPLE OF ENTIRE DISPLAY ON	42
FIGURE 28 : EXAMPLE OF ENTIRE DISPLAY OFF	42
FIGURE 29 : EXAMPLE OF INVERSE DISPLAY	42
FIGURE 30 : EXAMPLE OF GAMMA CORRECTION BY GRAY SCALE TABLE SETTING	44
FIGURE 31 : EXAMPLE OF DRAW RECTANGLE COMMAND	46
FIGURE 32 : EXAMPLE OF COPY COMMAND	47
FIGURE 33 : SCROLLING EXAMPLES	47
FIGURE 34 : 6800-SERIES MPU PARALLEL INTERFACE CHARACTERISTICS	52
FIGURE 35 : 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS (FORM 1)	53
FIGURE 36 : 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS (FORM 2)	53
FIGURE 37 : SERIAL INTERFACE CHARACTERISTICS	54
FIGURE 38 : APPLICATION EXAMPLE FOR SSD1325Z SPI SERIAL INTERFACE MODE	55
FIGURE 39 : APPLICATION EXAMPLE FOR SSD1325T6R1	56
FIGURE 40 : SSD1325Z DIE TRAY DRAWING	57
FIGURE 41 : SSD1325T6R1 DETAIL DIMENSION	59

LIST OF TABLES

TABLE 1 : ORDERING INFORMATION.....	6
TABLE 2 : SSD1325Z BUMP DIE PAD COORDINATES.....	10
TABLE 3: SSD1325T6R1 TAB PIN ASSIGNMENT TABLE.....	12
TABLE 4: PIN DESCRIPTIONS	13
TABLE 5 : BUS INTERFACE SELECTION.....	13
TABLE 6 : MCU INTERFACE ASSIGNMENT UNDER DIFFERENT BUS INTERFACE MODE	16
TABLE 7: CONTROL PINS OF 6800 INTERFACE.....	16
TABLE 8: CONTROL PINS OF 8080 INTERFACE (FORM 1).....	18
TABLE 9: CONTROL PINS OF 8080 INTERFACE (FORM 2).....	18
TABLE 10: CONTROL PINS OF SERIAL INTERFACE	19
TABLE 11 : GDDRAM ADDRESS MAP 1.....	25
TABLE 12 : GDDRAM ADDRESS MAP 2.....	25
TABLE 13 : GDDRAM ADDRESS MAP 3.....	26
TABLE 14 : GDDRAM ADDRESS MAP 4.....	26
TABLE 15 : GDDRAM ADDRESS MAP 5.....	27
TABLE 16 : GRAY SCALE PULSE WIDTH SET TABLE	27
TABLE 17 : GRAY SCALE PULSE WIDTH DEFAULT VALUES	28
TABLE 18: COMMAND TABLE.....	30
TABLE 19: GRAPHIC ACCELERATION COMMAND	33
TABLE 20: READ COMMAND TABLE.....	34
TABLE 21: ADDRESS INCREMENT TABLE (AUTOMATIC).....	35
TABLE 22 : MAXIMUM RATINGS (VOLTAGE REFERENCE TO V _{SS}).....	49
TABLE 23 : DC CHARACTERISTICS	50
TABLE 24 : AC CHARACTERISTICS	51
TABLE 25 : 6800-SERIES MPU PARALLEL INTERFACE TIMING CHARACTERISTICS	52
TABLE 26 : 8080-SERIES MPU PARALLEL INTERFACE TIMING CHARACTERISTICS	53
TABLE 27 : SERIAL INTERFACE TIMING CHARACTERISTICS	54
TABLE 28 : SSD1325Z DIE TRAY DIMENSIONS.....	58

1 GENERAL DESCRIPTION

SSD1325 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display system. It consists of 208 high voltage/current driving output pins for driving 128 segments and 80 commons. This IC is designed for Common Cathode type OLED/PLED panel.

SSD1325 displays data directly from its internal 128x80x4 bits Graphic Display Data RAM (GDDRAM). Data/Commands are sent from general MCU through the hardware selectable 6800-/8080-series compatible Parallel Interface or Serial Peripheral Interface.

It has a 128-step contrast control and a 16 gray level control. The embedded on-chip oscillator and DC-DC voltage converter reduce the number of external components.

2 FEATURES

- Support max. 128 x 80 matrix panel
- Power supply: $V_{DD} = 2.4V - 3.5V$
 $V_{CC} = 8.0V - 16.0V$
- For matrix display:
 - OLED driving output voltage, 14V maximum
 - Can output maximum segment source current: 300uA
 - Common maximum sink current: 40mA
- Embedded 128 x 80 x 4 bit SRAM display memory
- 128 step contrast current control on monochrome passive OLED panel
- 16 gray scale
- Internal Oscillator
- Programmable Frame Rate
- 8-bit 6800-series Parallel Interface, 8080-series Parallel Interface, Serial Peripheral Interface.
- Row re-mapping and Column re-mapping
- Low power consumption (<5.0uA @sleep mode)
- Wide range of operating temperature: -40 to 85 °C


3 ORDERING INFORMATION

Table 1 : Ordering Information

Ordering Part Number	SEG	COM	Package Form	Reference	Remarks
SSD1325Z	128	80	COG	Page 8, 57	<ul style="list-style-type: none">• Min SEG pad pitch: 52.2um• Min COM pad pitch: 51.8um
SSD1325T6R1	128	80	TAB	Page 58	<ul style="list-style-type: none">• 8-bit 80 / 68 / SPI interface• Output lead pitch: 0.12mm x 0.998 = 0.11976mm• 4 SPH, 35m film• Full resolution 128 x 80


4 BLOCK DIAGRAM

Figure 1 : SSD1325 Block Diagram



5 DIE PAD FLOOR PLAN

Figure 2 : SSD1325Z Die Drawing



Note

¹ + represents the centre of the alignment mark

Alignment Mark	X-pos (µm)	Y-pos (µm)
o Shape	4934.100	-557.675
	-4934.100	-557.675
+ shape	5014.100	-52.200
T shape	-5014.100	-52.200

Die Size	10942µm x 1508µm
Die Thickness	457 +/- 25µm
I/O pad pitch	76.2µm
SEG pad pitch	52.2µm
COM pad pitch	51.8µm
Bump Height	Nominal 18µm

Bump size	X (µm)	Y (µm)
Pad 1-7,123-331	34	84
Pad 8-122	54	84






Figure 3 : SSD1325Z Alignment Mark Dimensions



6 PIN ARRANGEMENT

6.1 SSD1325T6R1 pin assignment

Figure 4 : SSD1325T6R1 Pin Assignment




Table 3: SSD1325T6R1 TAB Pin assignment Table

PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME	PIN NO.	PIN NAME
1	NC	81	SEG125	161	SEG43	241	COM62
2	VCC	82	SEG122	162	SEG42	242	COM64
3	VCOMH	83	SEG121	163	SEG41	243	COM66
4	IREF	84	SEG120	164	SEG40	244	COM68
5	D7	85	SEG119	165	SEG39	245	COM70
6	D6	86	SEG118	166	SEG38	246	COM72
7	D5	87	SEG117	167	SEG37	247	COM74
8	D4	88	SEG116	168	SEG36	248	COM76
9	D3	89	SEG115	169	SEG35	249	COM78
10	D2	90	SEG114	170	SEG34		
11	D1	91	SEG113	171	SEG33		
12	D0	92	SEG112	172	SEG32		
13	E/RD#	93	SEG111	173	SEG31		
14	R/W#	94	SEG110	174	SEG30		
15	D/C#	95	SEG109	175	SEG29		
16	RES#	96	SEG108	176	SEG28		
17	CS#	97	SEG107	177	SEG27		
18	NC	98	SEG106	178	SEG26		
19	BS2	99	SEG105	179	SEG25		
20	BS1	100	SEG104	180	SEG24		
21	VDD	101	SEG103	181	SEG23		
22	NC	102	SEG102	182	SEG22		
23	NC	103	SEG101	183	SEG21		
24	NC	104	SEG100	184	SEG20		
25	VBREF	105	SEG99	185	SEG19		
26	RESE	106	SEG98	186	SEG18		
27	FR	107	SEG97	187	SEG17		
28	VDDB	108	SEG96	188	SEG16		
29	GDR	109	SEG95	189	SEG15		
30	VSS	110	SEG94	190	SEG14		
31	VSL	111	SEG93	191	SEG13		
32	COM9	112	SEG92	192	SEG12		
33	COM7	113	SEG91	193	SEG11		
34	COM5	114	SEG90	194	SEG10		
35	COM3	115	SEG89	195	SEG9		
36	COM1	116	SEG88	196	SEG8		
37	COM9	117	SEG87	197	SEG7		
38	COM6	118	SEG86	198	SEG6		
39	COM5	119	SEG85	199	SEG5		
40	COM3	120	SEG84	200	SEG4		
41	COM1	121	SEG83	201	SEG3		
42	COM9	122	SEG82	202	SEG2		
43	COM7	123	SEG81	203	SEG1		
44	COM5	124	SEG80	204	SEG0		
45	COM3	125	SEG79	205	NC		
46	COM1	126	SEG78	206	NC		
47	COM9	127	SEG77	207	NC		
48	COM7	128	SEG76	208	NC		
49	COM5	129	SEG75	209	NC		
50	COM3	130	SEG74	210	COM0		
51	COM1	131	SEG73	211	COM2		
52	COM9	132	SEG72	212	COM4		
53	COM7	133	SEG71	213	COM6		
54	COM5	134	SEG70	214	COM8		
55	COM3	135	SEG69	215	COM10		
56	COM1	136	SEG68	216	COM12		
57	COM9	137	SEG67	217	COM14		
58	COM7	138	SEG66	218	COM16		
59	COM5	139	SEG65	219	COM18		
60	COM3	140	SEG64	220	COM20		
61	COM1	141	SEG63	221	COM22		
62	COM9	142	SEG62	222	COM24		
63	COM7	143	SEG61	223	COM26		
64	COM5	144	SEG60	224	COM28		
65	COM3	145	SEG59	225	COM30		
66	COM1	146	SEG58	226	COM32		
67	COM9	147	SEG57	227	COM34		
68	COM7	148	SEG56	228	COM36		
69	COM5	149	SEG55	229	COM38		
70	COM3	150	SEG54	230	COM40		
71	COM1	151	SEG53	231	COM42		
72	NC	152	SEG52	232	COM44		
73	NC	153	SEG51	233	COM46		
74	NC	154	SEG50	234	COM48		
75	NC	155	SEG49	235	COM50		
76	NC	156	SEG48	236	COM52		
77	SEG127	157	SEG47	237	COM54		
78	SEG126	158	SEG46	238	COM56		
79	SEG125	159	SEG45	239	COM58		
80	SEG124	160	SEG44	240	COM60		

