

Amendment history of SSD1351 Specification

Revision	Description of any change	Issued	Effective
0.10 C6FA1 30-May-08	1 st draft Approver list: Product Marketing- Raymond Ho Design Engineering- Kenneth Lee Product Engineering- Jimmy Chiu Quality & Manufacturing-Daniel Ho Test Engineering - Warren Wong	Johnkid Lo	10-Jun-08
1.0 C6FA2 11-Dec-08	<ol style="list-style-type: none"> 1. Change to Advance information 2. Add amendment history 3. Add U1 , U2, U3 dwg into appendix 4. Revise die thickness tolerance from $\pm 25\mu\text{m}$ to $\pm 15\mu\text{m}$ on Fig 5-1 & section 3 5. Remove “The typical regulated V_{DD} is about 2.5V” in section 8.10 & figure 14-1 6. Revise table 12-1 DC characteristic 7. Revise table 13-1,13-2,13-3,13-4,13-5 (V_{CI} range) AC characteristic 8. Remove V_{DD} range in Section 12 & 13 9. Revise command table for A0h, 96h, B2h 10. Revise V_{CC} voltage range from 10V-20V to 10V to 18V <ol style="list-style-type: none"> i. Section 2 Feature list ii. Section 8.6 SEG/COM Driving block iii. Section 11 Maximum rating iv. Section 12 DC characteristic v. Section 14 Application example 11. Revise typo in Table 6-1: SSD1351UR1 Pin Assignment Table Approver list: Product Marketing- Raymond Ho Design Engineering- Kenneth Lee Product Engineering- Johnkid Lo Quality & Manufacturing-Kenneth Ho Test Engineering - Stephen Leung	Ada Ng	12-Dec-08
1.1 C6FA2 19-Feb-09	<ol style="list-style-type: none"> 1 Revised Section 8.1 MCU interface <ol style="list-style-type: none"> 1.1 Revise Figure 8-2 & 8-3 : from D[7:0] to D[17:0] 1.2 Revise Section 8.1.3 & 8.1.4, Figure 8-5, Figure 8-6, Figure 13-3, Figure 13-4 : From “RW acts as SCLK, D0 acts as SDIN” to “D0 acts as SCLK, D1 acts as SDIN” 2 Revised Note (5) of Figures 8-13 & 8-14 on P.30 3 Add SSD1351U4R1 in appendix. Approver list: Product Marketing- Raymond Ho Design Engineering- Kenneth Lee Product Engineering- Johnkid Lo Quality & Manufacturing-Daniel Ho Test Engineering - Stephen Leung	Ada Ng	20-Feb-09

SSD1351

Advance Information

128 RGB x 128 Dot Matrix
OLED/PLED Segment/Common Driver with Controller

This document contains information on a new product. Specifications and information herein are subject to change without notice.

<http://www.solomon-systech.com>

SSD1351

Rev 1.1

P 1/58

Feb 2009

Copyright © 2009 **Solomon Systech Limited**



Appendix: IC Revision history of SSD1351 Specification

Version	Change Items	Effective Date
0.10	1. 1 st release	10-Jun-08
1.0	<ol style="list-style-type: none">1. Change to Advance Info2. Revise die thickness tolerance from $\pm 25\mu\text{m}$ to $\pm 15\mu\text{m}$3. Revise table 12-1 DC characteristic4. Revise tables 13 AC characteristic5. Revise command table6. Revise V_{CC} voltage range	12-Dec-08
1.1	1. Revised section 8.1 MCU interface	20-Feb-09

CONTENTS

1	GENERAL DESCRIPTION	7
2	FEATURES.....	7
3	ORDERING INFORMATION	7
4	BLOCK DIAGRAM.....	8
5	DIE PAD FLOOR PLAN.....	9
6	PIN ARRANGEMENT.....	12
6.1	SSD1351UR1 PIN ASSIGNMENT	12
7	PIN DESCRIPTIONS	15
8	FUNCTIONAL BLOCK DESCRIPTIONS.....	18
8.1	MCU INTERFACE	18
8.1.1	MCU Parallel 6800-series Interface.....	18
8.1.2	MCU Parallel 8080-series Interface.....	19
8.1.3	MCU Serial Interface (4-wire SPI).....	20
8.1.4	MCU Serial Interface (3-wire SPI).....	21
8.2	RESET CIRCUIT.....	22
8.3	GDDRAM.....	22
8.3.1	GDDRAM structure.....	22
8.3.2	Data bus to RAM mapping under different input mode.....	23
8.4	COMMAND DECODER.....	24
8.5	OSCILLATOR & TIMING GENERATOR.....	24
8.5.1	Oscillator.....	24
8.6	SEG/COM DRIVING BLOCK.....	25
8.7	SEG / COM DRIVER.....	26
8.8	GRAY SCALE DECODER	29
8.9	POWER ON AND OFF SEQUENCE	30
8.10	V _{DD} REGULATOR	31
8.10.1	V _{DD} Regulator in Sleep Mode.....	32
9	COMMAND.....	33
9.1	BASIC COMMAND LIST.....	33
10	COMMAND.....	39
10.1.1	Set Column Address (15h).....	39
10.1.2	Set Row Address (75h).....	39
10.1.3	Write RAM Command (5Ch)	40
10.1.4	Read RAM Command (5Dh).....	40
10.1.5	Set Re-map & Dual COM Line Mode (A0h).....	40
10.1.6	Set Display Start Line (A1h).....	42
10.1.7	Set Display Offset (A2h)	43
10.1.8	Set Display Mode (A4h ~ A7h)	44
10.1.9	Set Function selection (ABh).....	45
10.1.10	Set Sleep mode ON/OFF (AEh / AFh)	45
10.1.11	Set Phase Length (B1h)	45
10.1.12	Display Enhancement (B2h).....	45
10.1.13	Set Front Clock Divider / Oscillator Frequency (B3h)	45
10.1.14	Set GPIO (B5h).....	45
10.1.15	Set Second Pre-charge period (B6h).....	45
10.1.16	Look Up Table for Gray Scale Pulse width (B8h).....	45
10.1.17	Use Built-in Linear LUT (B9h)	46
10.1.18	Set Pre-charge voltage (BBh)	46

10.1.19	Set V_{COMH} Voltage (BEh)	46
10.1.20	Set Contrast Current for Color A,B,C (C1h).....	46
10.1.21	Master Contrast Current Control (C7h)	46
10.1.22	Set Multiplex Ratio (CAh).....	47
10.1.23	Set Command Lock (FDh).....	47
11	MAXIMUM RATINGS	48
12	DC CHARACTERISTICS	49
13	AC CHARACTERISTICS	50
14	APPLICATION EXAMPLE	55
15	PACKAGE INFORMATION	56
15.1	SSD1351UR1 DETAIL DIMENSION	56
15.2	SSD1351Z DIE TRAY INFORMATION	57

TABLES

Table 3-1 : Ordering Information	7
Table 5-1: SSD1351Z Bump Die Pad Coordinates	10
Table 6-1: SSD1351UR1 Pin Assignment Table.....	13
Table 7-1 : SSD1351 Pin Description.....	15
Table 7-2 : Bus Interface selection	16
Table 8-1 : MCU interface assignment under different bus interface mode	18
Table 8-2 : Data bus selection modes	18
Table 8-3 : Control pins of 6800 interface	18
Table 8-4 : Control pins of 8080 interface.....	20
Table 8-5 : Control pins of 4-wire Serial interface	20
Table 8-6 : Control pins of 3-wire Serial interface	21
Table 8-7 : 262k Color Depth Graphic Display Data RAM Structure.....	22
Table 8-8 : Write Data bus usage under different bus width and color depth mode.....	23
Table 8-9 : Read Data bus usage under different bus width and color depth mode.....	23
Table 9-1 : Command table	33
Table 9-2: SSD1351 Graphic Acceleration Command List.....	38
Table 11-1 : Maximum Ratings	48
Table 12-1 : DC Characteristics.....	49
Table 13-1 : AC Characteristics.....	50
Table 13-2 : 6800-Series MCU Parallel Interface Timing Characteristics	51
Table 13-3 : 8080-Series MCU Parallel Interface Timing Characteristics	52
Table 13-4 : Serial Interface Timing Characteristics (4-wire SPI)	53
Table 13-5 : Serial Interface Timing Characteristics (3-wire SPI)	54

FIGURES

Figure 4-1 Block Diagram	8
Figure 5-1: SSD1351Z Die Drawing	9
Figure 6-1: SSD1351UR1 Pin Assignment	12
Figure 8-1 : Data read back procedure - insertion of dummy read	19
Figure 8-2 : Example of Write procedure in 8080 parallel interface mode	19
Figure 8-3 : Example of Read procedure in 8080 parallel interface mode	19
Figure 8-4 : Display data read back procedure - insertion of dummy read	20
Figure 8-5 : Write procedure in 4-wire Serial interface mode	21
Figure 8-6 : Write procedure in 3-wire Serial interface mode	21
Figure 8-7 : Oscillator Circuit	24
Figure 8-8 : I_{REF} Current Setting by Resistor Value	25
Figure 8-9 : Segment and Common Driver Block Diagram	26
Figure 8-10 : Segment and Common Driver Signal Waveform	27
Figure 8-11: Gray Scale Control in Segment	28
Figure 8-12 : Relation between GDDRAM content and Gray Scale table entry for three colors in 262K color mode (under command B9h Use Built-in Linear LUT)	29
Figure 8-13 : The Power ON sequence	30
Figure 8-14 : The Power OFF sequence	30
Figure 8-15 $V_{CI} > 2.6V$, V_{DD} regulator enable : pin connection scheme	31
Figure 8-16 V_{DD} regulator disable : pin connection scheme	31
Figure 8-17 : Case 1 - Command sequence for just entering/ exiting sleep mode	32
Figure 8-18 : Case 2 - Command sequence for disabling internal V_{DD} regulator during sleep mode	32
Figure 10-1 : Example of Column and Row Address Pointer Movement	39
Figure 10-2 : Address Pointer Movement of Horizontal Address Increment Mode	40
Figure 10-3: Address Pointer Movement of Vertical Address Increment Mode	40
Figure 10-4 : COM Pins Hardware Configuration (MUX ratio: 128)	41
Figure 10-5 : Example of Set Display Start Line with no Remap	42
Figure 10-6 : Example of Set Display Offset with no Remap	43
Figure 10-7 : Example of Entire Display OFF	44
Figure 10-8 : Example of Entire Display ON	44
Figure 10-9 : Example of Normal Display	44
Figure 10-10 : Example of Inverse Display	44
Figure 10-11 : Example of Gamma correction by Gamma Look Up table setting	46
Figure 13-1 : 6800-series MCU parallel interface characteristics	51
Figure 13-2 : 8080-series MCU parallel interface characteristics	52
Figure 13-3 : Serial interface characteristics (4-wire SPI)	53
Figure 13-4 : Serial interface characteristics (3-wire SPI)	54
Figure 14-1 : SSD1351Z application example for 18-bit 6800-parallel interface mode (Internal regulated V_{DD})	55
Figure 15-1: SSD1351UR1 Detail Dimension	56
Figure 15-2: SSD1351UR1 Die Tray Information	57

1 GENERAL DESCRIPTION

The SSD1351 is a CMOS OLED/PLED driver with 384 segments and 128 commons output, supporting up to 128RGB x 128 dot matrix display. This chip is designed for Common Cathode type OLED/PLED panel.

The SSD1351 has embedded Graphic Display Data RAM (GDDRAM). It supports with 8, 16, 18 bits 8080 / 6800 parallel interface, Serial Peripheral Interface. It has 256-step contrast and 262K color control, giving vivid color display on OLED panels.

2 FEATURES

- Resolution: 128 RGB x 128 dot matrix panel
- 262k color depth supported by embedded 128x128x18 bit SRAM display buffer
- Power supply
 - $V_{DD} = 2.4V - 2.6V$ (Core V_{DD} power supply, can be regulated from V_{CI})
 - $V_{DDIO} = 1.65V - V_{CI}$ (MCU interface logic level)
 - $V_{CI} = 2.4V - 3.5V$ (Low voltage power supply)
 - $V_{CC} = 10.0V - 18.0V$ (Panel driving power supply)
 - When V_{CI} is lower than 2.6V, V_{DD} should be supplied by external power source
- Segment maximum source current: 200uA
- Common maximum sink current: 70mA
- 256 step brightness current control for the each color component plus 16 step master current control
- Pin selectable MCU Interfaces:
 - 8/16/18 bits 6800-series parallel interface
 - 8/16/18 bits 8080-series parallel interface
 - 3-wire and 4-wire Serial Peripheral Interface
- Support various color depths
 - 262k color (6:6:6)
 - 65k color (5:6:5)
- Gamma Look Up Tables (GLUT) with 8 bit entry
- Row re-mapping and Column re-mapping
- Vertical and horizontal scrolling
- Programmable Frame Rate and Multiplexing Ratio
- On-Chip Oscillator
- Color Swapping Function (RGB – BGR), arranged in RGB sequence when reset
- Slim chip layout for COF
- Operating temperature range -40°C to 85°C.

3 ORDERING INFORMATION

Table 3-1 : Ordering Information

Ordering Part Number	SEG	COM	Package Form	Reference	Remark
SSD1351Z	128RGB	128	Gold Bump Die	9 , 57	<ul style="list-style-type: none"> • Min SEG pad pitch: 25um • Min COM pad pitch: 35um • Die thickness : 300 +/- 15um
SSD1351UR1	128RGB	128	COF	12 , 56	<ul style="list-style-type: none"> • 48mm film, 4 sprocket hole • Hot bar type COF • 8/16/18-bit 80/68/SPI interface • SEG lead pitch: 0.050x0.999=0.04995mm • COM lead pitch: 0.06x0.999=0.05994mm

4 BLOCK DIAGRAM

Figure 4-1 Block Diagram



